This result has been submitted to SPEC, see the disclaimer before studying any results.
If you wish to print this information we highly recommend using the postscript reporting page.
SPECfp_rate95 | 190 |
---|---|
SPECfp_rate_base95 | 166 |
Benchmark # and Name | Base # Copies | Base Run Time | Base SPEC Ratio | Peak # Copies | Peak Run Time | Peak SPEC Ratio |
---|---|---|---|---|---|---|
101.tomcatv | 2 | 310 | 215 | 2 | 269 | 247 |
102.swim | 2 | 503 | 308 | 2 | 456 | 340 |
103.su2cor | 2 | 221 | 114 | 2 | 223 | 113 |
104.hydro2d | 2 | 551 | 78.3 | 2 | 608 | 71.0 |
107.mgrid | 2 | 290 | 155 | 2 | 288 | 156 |
110.applu | 2 | 402 | 98.5 | 2 | 245 | 162 |
125.turb3d | 2 | 483 | 153 | 2 | 481 | 154 |
141.apsi | 2 | 158 | 240 | 2 | 138 | 274 |
145.fpppp | 2 | 821 | 210 | 2 | 525 | 329 |
146.wave5 | 2 | 230 | 235 | 2 | 204 | 264 |
SPECfp_rate_base95 | 166 | |||||
SPECfp_rate95 | 190 |
Tester Information:
SPEC License #: | 6 |
---|---|
Tested By: | Sun, Palo Alto |
Test Date: | Mar-2000 |
Hardware Avail: | Mar-2000 |
Software Avail: | May-2000 |
Hardware Information:
Model Name: | Ultra 5 Model 400 |
---|---|
CPU: | 400 MHz UltraSPARC-IIi |
FPU: | Integrated |
Number of CPU(s): | 1 |
Primary Cache: | 16KBI+16KBD on chip |
Secondary Cache: | 2MB(I+D) off chip |
Other Cache: | None |
Memory: | 512MB |
Disk Subsystem: | 2 x 9.1GB 7200-rpm |
Other Hardware: | Fast Ethernet |
System clock frequency: 100 MHz |
Software Information:
Operating System: | Solaris 8 |
---|---|
Compiler: | Sun WorkShop F77 6.0 |
File System: | UFS |
System State: | Single User |
Kernel Extensions: |
Notes:
P1= -xprofile=collect:`pwd`/../feedback; P2= `pwd`/../feedback; FOPTION= -fast -xarch=v8plusa -s BCOPY = -Qoption iropt -O4+bcopy; INV = -Qoption iropt -O4+invccexp; Baseline: -fast -xarch=v8plusa -xprefetch Baseline: PASS1= ${P1}; PASS2= ${P2} 101.tomcatv: -fast -xchip=ultra2 -xarch=v8plusa -xpad=local:23 ${PF} 102.swim: -fast -xchip=ultra2 -xarch=v8plusa -xpad=common:15 ${PF} 103.su2cor: -fast -xchip=ultra2 -xarch=v8plusa -Qoption cg 103.su2cor: PASS1= -xO4 ${P1}; PASS2= ${P2}; EXTRA_LIBS= -lmvec 104.hydro2d: ${FOPTION} -xprefetch -Qoption iropt -O4+pde -fsimple=2 104.hydro2d: PASS1= ${P1}; PASS2= ${P2} 107.mgrid: -fast -xchip=ultra2 -xarch=v8plusa ${PF} -fsimple=2 110.applu: -fast -xchip=ultra2 -xarch=v8plusa -Qoption iropt 125.turb3d: -fast -xchip=ultra2 -xarch=v8plusa ${PF} -stackvar -xpad 141.apsi: -fast -xchip=ultra2 -xarch=v8plusa -stackvar -fsimple=2 141.apsi (cont): -O4+invccexp+algassoc+bmerge+ipa,-Si36 145.fpppp: -fast -xchip=ultra2 -xarch=v8plusa -xO5 -xsafe=mem 145.fpppp (cont): -Qoption iropt -reroll=1 -Qoption cg -Qms_pipe-off 145.fpppp: PASS1= ${P1}; PASS2= ${P2} 146.wave5: ${FOPTION} -stackvar -fsimple=2 -Qoption iropt -O4+unroll Config file: u5_us2i_400.cfg
Go To: [Home] [OSG] [CPU95] [Results]
This page was generated with rawformat (cd01-open).
[email protected] Fri Apr 14 13:01:04 2000First published at SPEC.org on 11-Apr-2000