



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023



Hardware

CPU Name: Intel Xeon Silver 4509Y
 Max MHz: 4100
 Nominal: 2600
 Enabled: 16 cores, 2 chips
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 22.5 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-5600B-R, running at 4400)
 Storage: 1 x 960 GB M.2 SSD SATA
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP4
 5.14.21-150400.22-default
 Compiler: C/C++: Version 2024.0.2 of Intel oneAPI DPC++/C++ Compiler for Linux;
 Fortran: Version 2024.0.2 of Intel Fortran Compiler for Linux;
 Parallel: Yes
 Firmware: Version 4.3.3a released Jan-2024
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer power save with minimal impact on performance



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECSpeed®2017_fp_base = 168

SPECSpeed®2017_fp_peak = 168

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	16	107	551	107	553	<u>107</u>	<u>553</u>	16	107	553	107	552	<u>107</u>	<u>553</u>
607.cactuBSSN_s	16	80.1	208	81.3	205	<u>80.4</u>	<u>207</u>	16	80.1	208	81.3	205	<u>80.4</u>	<u>207</u>
619.lbm_s	16	38.5	136	39.3	133	<u>39.0</u>	<u>134</u>	16	38.5	136	39.3	133	<u>39.0</u>	<u>134</u>
621.wrf_s	16	91.8	144	<u>90.3</u>	<u>146</u>	89.6	148	16	91.8	144	<u>90.3</u>	<u>146</u>	89.6	148
627.cam4_s	16	112	79.5	<u>111</u>	<u>79.5</u>	111	79.6	16	<u>112</u>	<u>79.4</u>	111	79.5	112	79.4
628.pop2_s	16	154	77.2	<u>154</u>	<u>77.0</u>	155	76.7	16	154	77.2	<u>154</u>	<u>77.0</u>	155	76.7
638.imagick_s	16	<u>45.7</u>	<u>316</u>	46.2	312	45.2	319	16	<u>45.7</u>	<u>316</u>	46.2	312	45.2	319
644.nab_s	16	81.8	214	<u>81.9</u>	<u>213</u>	81.9	213	16	81.8	214	<u>81.9</u>	<u>213</u>	81.9	213
649.fotonik3d_s	16	<u>80.3</u>	<u>114</u>	80.8	113	80.3	114	16	<u>80.3</u>	<u>114</u>	80.8	113	80.3	114
654.roms_s	16	<u>93.9</u>	<u>168</u>	92.9	169	94.2	167	16	<u>93.9</u>	<u>168</u>	92.9	169	94.2	167

SPECSpeed®2017_fp_base = **168**

SPECSpeed®2017_fp_peak = **168**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOCONF = "retain:true"
OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology set to Disabled
Sub NUMA Clustering set to Disabled
LLC Dead Line set to Disabled
ADDDC Sparing set to Disabled
Processor C6 Report set to Enabled
UPI Power Management set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on speccpu-EMR Mon Apr 8 06:08:03 2024

SUT (System Under Test) info as seen by some common utilities.

----- Table of contents -----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

1. uname -a
Linux speccpu-EMR 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18 UTC 2022 (49db222)
x86_64 x86_64 x86_64 GNU/Linux

2. w
06:08:03 up 2 min, 1 user, load average: 0.54, 0.49, 0.20
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root tty1 - 06:06 10.00s 1.00s 0.13s -bash

3. Username
From environment variable \$USER: root

4. ulimit -a

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

core file size      (blocks, -c) unlimited
data seg size      (kbytes, -d) unlimited
scheduling priority (-e) 0
file size          (blocks, -f) unlimited
pending signals    (-i) 4126992
max locked memory  (kbytes, -l) 64
max memory size    (kbytes, -m) unlimited
open files         (-n) 1024
pipe size          (512 bytes, -p) 8
POSIX message queues (bytes, -q) 819200
real-time priority (-r) 0
stack size        (kbytes, -s) unlimited
cpu time          (seconds, -t) unlimited
max user processes (-u) 4126992
virtual memory    (kbytes, -v) unlimited
file locks        (-x) unlimited

```

```

-----
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
sh runspeed.sh
runcpu --define default-platform-flags -c ic2024.0.2-lin-sapphirerapids-speed-20231213.cfg --define cores=16
--tune all -o all --define drop_caches fpspeed
runcpu --define default-platform-flags --configfile ic2024.0.2-lin-sapphirerapids-speed-20231213.cfg
--define cores=16 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune
base:peak --size refspeed fpspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.029/templogs/preenv.fpspeed.029.0.log --lognum 029.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

```

```

-----
6. /proc/cpuinfo
model name      : INTEL(R) XEON(R) SILVER 4509Y
vendor_id      : GenuineIntel
cpu family     : 6
model          : 143
stepping       : 8
microcode      : 0x2b000571
bugs           : spectre_v1 spectre_v2 spec_store_bypass swappg
cpu cores     : 8
siblings      : 8
2 physical ids (chips)
16 processors (hardware threads)
physical id 0: core ids 0-7
physical id 1: core ids 0-7
physical id 0: apicids 0,2,4,6,8,10,12,14
physical id 1: apicids 64,66,68,70,72,74,76,78
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
virtualized systems. Use the above data carefully.

```

```

-----
7. lscpu
From lscpu from util-linux 2.37.2:
Architecture:      x86_64
CPU op-mode(s):    32-bit, 64-bit
Address sizes:      46 bits physical, 57 bits virtual
Byte Order:        Little Endian

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

CPU(s): 16
On-line CPU(s) list: 0-15
Vendor ID: GenuineIntel
Model name: INTEL(R) XEON(R) SILVER 4509Y
CPU family: 6
Model: 143
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 2
Stepping: 8
CPU max MHz: 4100.0000
CPU min MHz: 800.0000
BogoMIPS: 5200.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpelt rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor
ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1
sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand
lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3
invpcid_single intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced
tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsavec cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida
arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pku
ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
tme avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b
enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16
amx_tile flush_l1d arch_capabilities

Virtualization: VT-x
L1d cache: 768 KiB (16 instances)
L1i cache: 512 KiB (16 instances)
L2 cache: 32 MiB (16 instances)
L3 cache: 45 MiB (2 instances)
NUMA node(s): 2
NUMA node0 CPU(s): 0-7
NUMA node1 CPU(s): 8-15
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swaps barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	768K	12	Data	1	64	1	64
L1i	32K	512K	8	Instruction	1	64	1	64
L2	2M	32M	16	Unified	2	2048	1	64
L3	22.5M	45M	15	Unified	3	24576	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```
node 0 cpus: 0-7
node 0 size: 515693 MB
node 0 free: 514669 MB
node 1 cpus: 8-15
node 1 size: 516078 MB
node 1 free: 515739 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10
```

```
-----
9. /proc/meminfo
   MemTotal:      1056534264 kB
```

```
-----
10. who -r
    run-level 3 Apr 8 06:06
```

```
-----
11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
    Default Target   Status
    multi-user       running
```

```
-----
12. Services, from systemctl list-unit-files
    STATE          UNIT FILES
    enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ haveged
                    irqbalance issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels
                    rollback rsyslog smartd sshd wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6
                    wickedd-nanny
    enabled-runtime systemd-remount-fs
    disabled       autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                    chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                    firewallld gpm grub2-once haveged-switch-root ipmi ipmievd issue-add-ssh-keys kexec-load
                    lunmask man-db-create multipathd nfs nfs-blkmap rdisc rpcbind rpmconfigcheck rsyncd
                    serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures
                    systemd-network-generator systemd-sysext systemd-time-wait-sync systemd-timesyncd udisks2
    indirect       wickedd
```

```
-----
13. Linux kernel boot-time arguments, from /proc/cmdline
    BOOT_IMAGE=/boot/vmlinuz-5.14.21-150400.22-default
    root=UUID=155d53d1-2428-4816-a80b-8d0438d0586b
    splash=silent
    mitigations=auto
    quiet
    security=apparmor
```

```
-----
14. cpupower frequency-info
    analyzing CPU 0:
      current policy: frequency should be within 800 MHz and 4.10 GHz.
                       The governor "performance" may decide which speed to use
                       within this range.
    boost state support:
      Supported: yes
      Active: yes
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

15. sysctl
   kernel.numa_balancing      1
   kernel.randomize_va_space  2
   vm.compaction_proactiveness 20
   vm.dirty_background_bytes  0
   vm.dirty_background_ratio  10
   vm.dirty_bytes             0
   vm.dirty_expire_centisecs  3000
   vm.dirty_ratio             20
   vm.dirty_writeback_centisecs 500
   vm.dirtytime_expire_seconds 43200
   vm.extfrag_threshold       500
   vm.min_unmapped_ratio      1
   vm.nr_hugepages            0
   vm.nr_hugepages_mempolicy  0
   vm.nr_overcommit_hugepages 0
   vm.swappiness              1
   vm.watermark_boost_factor  15000
   vm.watermark_scale_factor  10
   vm.zone_reclaim_mode       0

-----

16. /sys/kernel/mm/transparent_hugepage
   defrag      [always] defer defer+madvise madvise never
   enabled     [always] madvise never
   hpage_pmd_size 2097152
   shmem_enabled always within_size advise [never] deny force

-----

17. /sys/kernel/mm/transparent_hugepage/khugepaged
   alloc_sleep_millisecs 60000
   defrag                1
   max_ptes_none         511
   max_ptes_shared       256
   max_ptes_swap         64
   pages_to_scan         4096
   scan_sleep_millisecs 10000

-----

18. OS release
   From /etc/*-release /etc/*-version
   os-release SUSE Linux Enterprise Server 15 SP4

-----

19. Disk information
   SPEC is set to: /home/cpu2017
   Filesystem      Type  Size  Used Avail Use% Mounted on
   /dev/sdb2       btrfs 892G  25G  867G   3% /home

-----

20. /sys/devices/virtual/dmi/id
   Vendor:      Cisco Systems Inc
   Product:     UCSX-210C-M7
   Serial:      FCH270978F5

-----

21. dmidecode
   Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you interpret this section.
   The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
   determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

"DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4400

22. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X210M7.4.3.3a.0.0118241337
BIOS Date: 01/18/2024
BIOS Revision: 5.32

Compiler Version Notes

C | 619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

C++, C, Fortran | 607.cactuBSSN_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y,
2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Base Compiler Invocation (Continued)

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -Wno-implicit-int -mprefer-vector-width=512
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xsapphirerapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -Wno-implicit-int -mprefer-vector-width=512
-nostandard-realloc-lhs -align array32byte -auto
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using Fortran, C, and C++:

`-w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs -xsaphirerapids -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP -Wno-implicit-int -mprefer-vector-width=512 -nostandard-realloc-lhs -align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Peak Compiler Invocation

C benchmarks:

`icx`

Fortran benchmarks:

`ifx`

Benchmarks using both Fortran and C:

`ifx icx`

Benchmarks using Fortran, C, and C++:

`icpx icx ifx`

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

`619.lbm_s: basepeak = yes`

`638.imagick_s: basepeak = yes`

`644.nab_s: basepeak = yes`

Fortran benchmarks:

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210 M7 (Intel Xeon Silver 4509Y, 2.60GHz)

SPECspeed®2017_fp_base = 168

SPECspeed®2017_fp_peak = 168

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Peak Optimization Flags (Continued)

```
603.bwaves_s: -w -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xsapphirerapids
-Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

649.fotonik3d_s: basepeak = yes

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: basepeak = yes

```
627.cam4_s: -w -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-Wno-implicit-int -mprefer-vector-width=512
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revD.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-04-08 09:08:03-0400.

Report generated on 2024-04-24 14:38:13 by CPU2017 PDF formatter v6716.

Originally published on 2024-04-24.