



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023



### Hardware

CPU Name: Intel Xeon Silver 4516Y+  
 Max MHz: 3700  
 Nominal: 2200  
 Enabled: 48 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 2 MB I+D on chip per core  
 L3: 45 MB I+D on chip per chip  
 Other: None  
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-5600B-R, running at 4400)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: Cooling: Air

### Software

OS: SUSE Linux Enterprise Server 15 SP5  
 5.14.21-150500.53-default  
 Compiler: C/C++: Version 2023.0 of Intel oneAPI DPC++/C++ Compiler for Linux;  
 Fortran: Version 2023.0 of Intel Fortran Compiler for Linux;  
 Parallel: Yes  
 Firmware: Version 4.3.3a released Jan-2024  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer power save with minimal impact on performance



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECSpeed®2017\_fp\_base = 270

SPECSpeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Mar-2024  
**Hardware Availability:** Feb-2024  
**Software Availability:** Dec-2023

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	48	<b>65.6</b>	<b>900</b>	65.2	904	65.6	899	48	65.7	898	64.9	909	<b>65.1</b>	<b>906</b>
607.cactuBSSN_s	48	45.3	368	44.3	376	<b>45.2</b>	<b>369</b>	48	45.3	368	44.3	376	<b>45.2</b>	<b>369</b>
619.lbm_s	48	<b>23.1</b>	<b>227</b>	23.1	227	23.4	224	48	<b>23.1</b>	<b>227</b>	23.1	227	23.4	224
621.wrf_s	48	75.1	176	<b>74.7</b>	<b>177</b>	74.5	177	48	75.1	176	<b>74.7</b>	<b>177</b>	74.5	177
627.cam4_s	48	59.8	148	59.4	149	<b>59.4</b>	<b>149</b>	48	<b>60.0</b>	<b>148</b>	60.1	147	59.4	149
628.pop2_s	48	135	87.7	<b>136</b>	<b>87.6</b>	136	87.6	48	135	87.7	<b>136</b>	<b>87.6</b>	136	87.6
638.imagick_s	48	27.4	527	27.6	523	<b>27.4</b>	<b>526</b>	48	27.4	527	27.6	523	<b>27.4</b>	<b>526</b>
644.nab_s	48	<b>41.6</b>	<b>420</b>	41.8	418	41.6	420	48	<b>41.6</b>	<b>420</b>	41.8	418	41.6	420
649.fotonik3d_s	48	<b>58.9</b>	<b>155</b>	58.7	155	59.0	154	48	<b>58.9</b>	<b>155</b>	58.7	155	59.0	154
654.roms_s	48	45.0	350	<b>45.2</b>	<b>348</b>	45.5	346	48	45.0	350	<b>45.2</b>	<b>348</b>	45.5	346

SPECSpeed®2017\_fp\_base = **270**

SPECSpeed®2017\_fp\_peak = **270**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"  
OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM  
memory using Redhat Enterprise Linux 8.0  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)  
is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)  
is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)  
is mitigated in the system as tested and documented.  
jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Platform Notes

### BIOS Settings:

Intel Hyper-Threading Technology set to Disabled  
Sub NUMA Clustering set to Disabled  
LLC Dead Line set to Disabled  
ADDDC Sparing set to Disabled  
Processor C6 Report set to Enabled  
UPI Power Management set to Enabled  
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197  
running on localhost Thu Mar 7 06:21:42 2024

SUT (System Under Test) info as seen by some common utilities.

### ----- Table of contents -----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
12. Failed units, from systemctl list-units --state=failed
13. Services, from systemctl list-unit-files
14. Linux kernel boot-time arguments, from /proc/cmdline
15. cpupower frequency-info
16. sysctl
17. /sys/kernel/mm/transparent\_hugepage
18. /sys/kernel/mm/transparent\_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

-----  
1. uname -a  
Linux localhost 5.14.21-150500.53-default #1 SMP PREEMPT\_DYNAMIC Wed May 10 07:56:26 UTC 2023 (b630043)  
x86\_64 x86\_64 x86\_64 GNU/Linux  
-----

2. w  
06:21:42 up 1:02, 1 user, load average: 35.71, 42.68, 43.43  
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT  
root ttyl - 05:19 1:01m 1.00s 0.13s -bash  
-----

3. Username  
From environment variable \$USER: root  
-----

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

### Platform Notes (Continued)

```
4. ulimit -a
core file size          (blocks, -c) unlimited
data seg size          (kbytes, -d) unlimited
scheduling priority    (-e) 0
file size              (blocks, -f) unlimited
pending signals        (-i) 4126994
max locked memory      (kbytes, -l) 64
max memory size        (kbytes, -m) unlimited
open files             (-n) 1024
pipe size              (512 bytes, -p) 8
POSIX message queues   (bytes, -q) 819200
real-time priority     (-r) 0
stack size             (kbytes, -s) unlimited
cpu time               (seconds, -t) unlimited
max user processes     (-u) 4126994
virtual memory         (kbytes, -v) unlimited
file locks             (-x) unlimited
```

```
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
-bash
runcpu --define default-platform-flags -c ic2023.0-lin-core-avx512-speed-20221201.cfg --define cores=48
--tune all -o all --define drop_caches fpspeed
runcpu --define default-platform-flags --configfile ic2023.0-lin-core-avx512-speed-20221201.cfg --define
cores=48 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune base:peak
--size refspped fpspeed --noproenv --note-preenv --logfile
$SPEC/tmp/CPU2017.061/templogs/preenv.fpspeed.061.0.log --lognum 061.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

```
6. /proc/cpuinfo
model name      : INTEL(R) XEON(R) SILVER 4516Y+
vendor_id      : GenuineIntel
cpu family     : 6
model          : 207
stepping       : 2
microcode      : 0x21000200
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs eibrs_pbrsb
cpu cores      : 24
siblings       : 24
2 physical ids (chips)
48 processors (hardware threads)
physical id 0: core ids 0-23
physical id 1: core ids 0-23
physical id 0: apicids 0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46
physical id 1: apicids
128,130,132,134,136,138,140,142,144,146,148,150,152,154,156,158,160,162,164,166,168,170,172,174
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
virtualized systems. Use the above data carefully.
```

```
7. lscpu

From lscpu from util-linux 2.37.4:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Mar-2024  
**Hardware Availability:** Feb-2024  
**Software Availability:** Dec-2023

### Platform Notes (Continued)

```

Address sizes:          46 bits physical, 57 bits virtual
Byte Order:            Little Endian
CPU(s):                48
On-line CPU(s) list:  0-47
Vendor ID:             GenuineIntel
Model name:            INTEL(R) XEON(R) SILVER 4516Y+
CPU family:            6
Model:                 207
Thread(s) per core:   1
Core(s) per socket:   24
Socket(s):             2
Stepping:              2
CPU max MHz:           3700.0000
CPU min MHz:           800.0000
BogoMIPS:              4400.00
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
                        clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                        lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
                        nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor
                        ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2
                        x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm
                        abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3 invpcid_single
                        cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust bmi1 hle
                        avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
                        avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
                        xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                        cqm_mbm_local avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp
                        hwp_act_window hwp_epp hwp_pkg_req hfi avx512vbmi umip pku ospke waitpkg
                        avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme
                        avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b
                        enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16
                        amx_tile flush_llid arch_capabilities

L1d cache:             2.3 MiB (48 instances)
L1i cache:             1.5 MiB (48 instances)
L2 cache:              96 MiB (48 instances)
L3 cache:              90 MiB (2 instances)
NUMA node(s):         2
NUMA node0 CPU(s):   0-23
NUMA node1 CPU(s):   24-47
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:   Not affected
Vulnerability Mds:    Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling, PBR SB-eIBRS SW
                        sequence
Vulnerability Srbds:   Not affected
Vulnerability Tsx async abort: Not affected

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	2.3M	12	Data	1	64	1	64
L1i	32K	1.5M	8	Instruction	1	64	1	64
L2	2M	96M	16	Unified	2	2048	1	64
L3	45M	90M	15	Unified	3	49152	1	64

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

### Platform Notes (Continued)

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
 node 0 cpus: 0-23
 node 0 size: 515701 MB
 node 0 free: 508073 MB
 node 1 cpus: 24-47
 node 1 size: 516077 MB
 node 1 free: 507375 MB
 node distances:
 node  0  1
   0: 10 21
   1: 21 10

```

9. /proc/meminfo

MemTotal: 1056542092 kB

10. who -r

run-level 3 Mar 7 05:19

11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)

```

Default Target Status
multi-user      degraded

```

12. Failed units, from systemctl list-units --state=failed

```

UNIT          LOAD    ACTIVE SUB    DESCRIPTION
* smartd.service loaded failed failed Self Monitoring and Reporting Technology (SMART) Daemon

```

13. Services, from systemctl list-unit-files

```

STATE          UNIT FILES
enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance
                issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog
                smartd sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled       autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                firewallld gpm grub2-once haveged haveged-switch-root ipmi ipmievd issue-add-ssh-keys
                kexec-load lunmask man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd
                serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures
                systemd-network-generator systemd-sysexit systemd-time-wait-sync systemd-timesyncd udisks2
                vncserver@
indirect       wickedd

```

14. Linux kernel boot-time arguments, from /proc/cmdline

```

BOOT_IMAGE=/boot/vmlinuz-5.14.21-150500.53-default
root=UUID=1ae035da-2948-4dc2-9bb2-437ad0076efe
splash=silent
mitigations=auto
quiet
security=apparmor

```

15. cpupower frequency-info

analyzing CPU 0:

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

### Platform Notes (Continued)

current policy: frequency should be within 800 MHz and 3.70 GHz.  
The governor "performance" may decide which speed to use within this range.

boost state support:

Supported: yes

Active: yes

```

-----
16. sysctl
kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      10
vm.dirty_bytes                  0
vm.dirty_expire_centisecs      3000
vm.dirty_ratio                  20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio          1
vm.nr_hugepages                 0
vm.nr_hugepages_mempolicy      0
vm.nr_overcommit_hugepages     0
vm.swappiness                    1
vm.watermark_boost_factor      15000
vm.watermark_scale_factor      10
vm.zone_reclaim_mode           0
-----

```

```

-----
17. /sys/kernel/mm/transparent_hugepage
defrag          [always] defer+madvise madvise never
enabled         [always] madvise never
hpage_pmd_size 2097152
shmem_enabled   always within_size advise [never] deny force
-----

```

```

-----
18. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs  60000
defrag                  1
max_ptes_none          511
max_ptes_shared        256
max_ptes_swap          64
pages_to_scan          4096
scan_sleep_millisecs   10000
-----

```

```

-----
19. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP5
-----

```

```

-----
20. Disk information
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2       btrfs 222G  22G 196G  11% /home
-----

```

```

-----
21. /sys/devices/virtual/dmi/id
Vendor:          Cisco Systems Inc
-----

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Platform Notes (Continued)

Product: UCSC-C240-M7SX  
Serial: WZP27100DJ4

### 22. dmidecode

Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

#### Memory:

16x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4400

### 23. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.  
BIOS Version: C240M7.4.3.3a.0.0118241337  
BIOS Date: 01/18/2024  
BIOS Revision: 5.32

## Compiler Version Notes

C | 619.lbm\_s(base, peak) 638.imagick\_s(base, peak) 644.nab\_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

C++, C, Fortran | 607.cactuBSSN\_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Fortran | 603.bwaves\_s(base, peak) 649.fotonik3d\_s(base, peak) 654.roms\_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Fortran, C | 621.wrf\_s(base, peak) 627.cam4\_s(base, peak) 628.pop2\_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.





# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Base Compiler Invocation

C benchmarks:

icx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -Wno-implicit-int -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

Fortran benchmarks:

```
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++14 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP -Wno-implicit-int
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

```
icx
```

Fortran benchmarks:

```
ifx
```

Benchmarks using both Fortran and C:

```
ifx icx
```

Benchmarks using Fortran, C, and C++:

```
icpx icx ifx
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
619.lbm_s: basepeak = yes
```

```
638.imagick_s: basepeak = yes
```

```
644.nab_s: basepeak = yes
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Silver 4516Y+, 2.20GHz)

SPECspeed®2017\_fp\_base = 270

SPECspeed®2017\_fp\_peak = 270

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

## Peak Optimization Flags (Continued)

Fortran benchmarks:

```
603.bwaves_s: -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

649.fotonik3d\_s: basepeak = yes

654.roms\_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf\_s: basepeak = yes

```
627.cam4_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

628.pop2\_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN\_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023p2-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023p2-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revB.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.9 on 2024-03-07 09:21:42-0500.

Report generated on 2024-03-27 20:27:06 by CPU2017 PDF formatter v6716.

Originally published on 2024-03-26.