



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N, 1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019


Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022



Hardware

CPU Name: Intel Xeon Gold 6421N
 Max MHz: 3600
 Nominal: 1800
 Enabled: 32 cores, 1 chip
 Orderable: 1 Chips
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 60 MB I+D on chip per chip
 Other: None
 Memory: 512 GB (8 x 64 GB 2Rx4 PC5-4800B-R, running at 4400)
 Storage: 1 x 960 GB M.2 SSD SATA
 Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP4 5.14.21-150400.22-default
 Compiler: C/C++: Version 2023.2.3 of Intel oneAPI DPC++/C++ Compiler for Linux;
 Fortran: Version 2023.2.3 of Intel Fortran Compiler for Linux;
 Parallel: Yes
 Firmware: Version 4.3.2d released Nov-2023
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer power save with minimal impact on performance



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	32	108	546	108	546	108	546	32	108	546	108	546	108	546
607.cactuBSSN_s	32	61.0	273	61.1	273	60.8	274	32	61.0	273	61.1	273	60.8	274
619.lbm_s	32	36.3	144	36.2	145	36.1	145	32	36.3	144	36.2	145	36.1	145
621.wrf_s	32	65.3	202	65.6	202	65.7	201	32	65.3	202	65.6	202	65.7	201
627.cam4_s	32	80.5	110	80.1	111	79.9	111	32	80.2	111	80.4	110	80.2	111
628.pop2_s	32	109	108	109	109	109	109	32	109	108	109	109	109	109
638.imagick_s	32	35.2	410	35.1	411	35.0	412	32	35.2	410	35.1	411	35.0	412
644.nab_s	32	64.4	271	64.4	271	64.5	271	32	64.4	271	64.4	271	64.5	271
649.fotonik3d_s	32	91.8	99.3	91.8	99.3	91.6	99.5	32	91.8	99.3	91.8	99.3	91.6	99.5
654.roms_s	32	64.8	243	64.9	243	65.0	242	32	64.8	243	64.9	243	65.0	242

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

MALLOC_CONF = "retain:true"

OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Redhat Enterprise Linux 8.0

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5 sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes

BIOS Settings:
Intel Hyper-Threading Technology set to Disabled
Sub NUMA Clustering set to Disabled
LLC Dead Line set to Disabled
ADDC Sparing set to Disabled
Processor C6 Report set to Enabled
UPI Link Enablement 1
UPI Power Management Enabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on specsrv Fri Feb  2 01:40:53 2024
```

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
 2. w
 3. Username
 4. ulimit -a
 5. sysinfo process ancestry
 6. /proc/cpuinfo
 7. lscpu
 8. numactl --hardware
 9. /proc/meminfo
 10. who -r
 11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
 12. Services, from systemctl list-unit-files
 13. Linux kernel boot-time arguments, from /proc/cmdline
 14. cpupower frequency-info
 15. sysctl
 16. /sys/kernel/mm/transparent_hugepage
 17. /sys/kernel/mm/transparent_hugepage/khugepaged
 18. OS release
 19. Disk information
 20. /sys/devices/virtual/dmi/id
 21. dmidecode
 22. BIOS
-

```
1. uname -a
Linux specsrv 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18 UTC 2022 (49db222)
x86_64 x86_64 x86_64 GNU/Linux
```

```
2. w
01:40:53 up 0 min, 1 user, load average: 0.54, 0.19, 0.07
USER   TTY   FROM           LOGIN@   IDLE   JCPU   PCPU WHAT
root   tty1   -           01:40   13.00s  1.36s  0.09s -bash
```

```
3. Username
From environment variable $USER: root
```

```
4. ulimit -a
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size               (blocks, -f) unlimited
pending signals          (-i) 2061868
max locked memory       (kbytes, -l) 64
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size                (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority       (-r) 0
stack size               (kbytes, -s) unlimited
cpu time                 (seconds, -t) unlimited
max user processes        (-u) 2061868
virtual memory            (kbytes, -v) unlimited
file locks                (-x) unlimited
```

```
-----
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
-bash
runcpu --define default-platform-flags -c ic2023.2.3-lin-core-avx512-speed-20231121.cfg --define cores=32
--tune all -o all --define drop_caches fpspeed
runcpu --define default-platform-flags --configfile ic2023.2.3-lin-core-avx512-speed-20231121.cfg --define
cores=32 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune base:peak
--size refspeed fpspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.267/templogs/preenv.fpspeed.267.0.log --lognum 267.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

```
-----
6. /proc/cpuinfo
model name      : Intel(R) Xeon(R) Gold 6421N
vendor_id       : GenuineIntel
cpu family      : 6
model          : 143
stepping        : 8
microcode       : 0xb0004b1
bugs            : spectre_v1 spectre_v2 spec_store_bypass swapgs
cpu cores       : 32
siblings        : 32
1 physical ids (chips)
32 processors (hardware threads)
physical id 0: core ids 0-31
physical id 0: apicids
0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
virtualized systems. Use the above data carefully.
```

```
-----
7. lscpu
```

```
From lscpu from util-linux 2.37.2:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Address sizes:         46 bits physical, 57 bits virtual
Byte Order:            Little Endian
CPU(s):                32
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

On-line CPU(s) list:

0-31

Vendor ID:

GenuineIntel

Model name:

Intel(R) Xeon(R) Gold 6421N

CPU family:

6

Model:

143

Thread(s) per core:

1

Core(s) per socket:

32

Socket(s):

1

Stepping:

8

CPU max MHz:

3600.0000

CPU min MHz:

800.0000

BogoMIPS:

3600.00

Flags:

```
fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtTopology
nonstop_tsc cpuid aperfmpfper tsc_known_freq pni pclmulqdq dtes64 monitor
ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrp pdcm pcid dca sse4_1
sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand
lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cat_12 cdp_13
invpcid_single intel_ppin cdp_12 ssbd mba ibrs ibpb stibp ibrs_enhanced
tpr_shadow vnni flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erts invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida
arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pku
ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
tme avx512_vpocntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b
enqcmd fsrm md_clear serialize tsxlptrk pconfig arch_lbr avx512_fp16
flush_lll arch_capabilities
```

Virtualization:

VT-x

L1d cache:

1.5 MiB (32 instances)

L1i cache:

1 MiB (32 instances)

L2 cache:

64 MiB (32 instances)

L3 cache:

60 MiB (1 instance)

NUMA node(s):

1

NUMA node0 CPU(s):

0-31

Vulnerability Itlb multihit:

Not affected

Vulnerability L1tf:

Not affected

Vulnerability Mds:

Not affected

Vulnerability Meltdown:

Not affected

Vulnerability Spec store bypass:

Mitigation; Speculative Store Bypass disabled via prctl and seccomp

Vulnerability Spectre v1:

Mitigation; usercopy/swaps barriers and __user pointer sanitization

Vulnerability Spectre v2:

Mitigation; Enhanced IBRS, IBPB conditional, RSB filling

Vulnerability Srbds:

Not affected

Vulnerability Tsx async abort:

Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.5M	12	Data	1	64	1	64
L1i	32K	1M	8	Instruction	1	64	1	64
L2	2M	64M	16	Unified	2	2048	1	64
L3	60M	60M	15	Unified	3	65536	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 1 nodes (0)

node 0 cpus: 0-31

node 0 size: 515491 MB

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
node 0 free: 514479 MB
node distances:
node 0
0: 10

-----
9. /proc/meminfo
MemTotal:      527863016 kB

-----
10. who -r
run-level 3 Feb 2 01:40

-----
11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
Default Target  Status
multi-user      running

-----
12. Services, from systemctl list-unit-files
STATE          UNIT FILES
enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ haveged irqbalance
                  issue-generator kbdsettings klog lvm2-monitor nsqd postfix purge-kernels rollback rsyslog
                  smartd sshd wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled       autofs autostart-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
                  chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
                  firewalld gpm grub2-once haveged-switch-root ipmi ipmievfd issue-add-ssh-keys kexec-load
                  lunmask man-db-create multipathd nfs nfs-blkmap rdisc rpcbind rpmconfigcheck rsyncd
                  serial-getty@ smartd_generate_opts snmpd snmptrapd svnservice systemd-boot-check-no-failures
                  systemd-network-generator systemd-sysext systemd-time-wait-sync systemd-timesyncd udisks2
indirect        wickedd

-----
13. Linux kernel boot-time arguments, from /proc/cmdline
BOOT_IMAGE=/boot/vmlinuz-5.14.21-150400.22-default
root=UUID=7a984919-bd0d-4451-8476-5139e3d5b29b
splash=silent
mitigations=auto
quiet
security=apparmor

-----
14. cpupower frequency-info
analyzing CPU 0:
    current policy: frequency should be within 800 MHz and 3.60 GHz.
                  The governor "powersave" may decide which speed to use
                  within this range.
    boost state support:
      Supported: yes
      Active: yes

-----
15. sysctl
kernel.numa_balancing          0
kernel.randomize_va_space       2
vm.compaction_proactiveness     20
vm.dirty_background_bytes       0
vm.dirty_background_ratio       10
vm.dirty_bytes                  0
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

```
vm.dirty_expire_centisecs      3000
vm.dirty_ratio                 20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio          1
vm.nr_hugepages                0
vm.nr_hugepages_mempolicy       0
vm.nr_overcommit_hugepages     0
vm.swappiness                   1
vm.watermark_boost_factor      15000
vm.watermark_scale_factor       10
vm.zone_reclaim_mode            0

-----
16. /sys/kernel/mm/transparent_hugepage
    defrag           [always] defer defer+madvise madvise never
    enabled          [always] madvise never
    hpage_pmd_size  2097152
    shmem_enabled    always within_size advise [never] deny force

-----
17. /sys/kernel/mm/transparent_hugepage/khugepaged
    alloc_sleep_millisecs        60000
    defrag                      1
    max_ptes_none               511
    max_ptes_shared              256
    max_ptes_swap                64
    pages_to_scan                4096
    scan_sleep_millisecs         10000

-----
18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP4

-----
19. Disk information
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb3        xfs   220G  18G  203G  8%  /

-----
20. /sys/devices/virtual/dmi/id
Vendor:          Cisco Systems Inc
Product:         UCSC-C240-M7SX
Serial:          WZP26330JLV

-----
21. dmidecode
Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
  8x 0xCE00 M321R8GA0BB0-CQKDG 64 GB 2 rank 4800, configured at 4400

-----
22. BIOS
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Platform Notes (Continued)

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C240M7.4.3.2d.0.1101232037
BIOS Date: 11/01/2023
BIOS Revision: 5.31

Compiler Version Notes

=====

C | 619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 607.cactusBSSN_s(base, peak)

=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====

Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)

=====

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====

Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)

=====

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.2.3 Build x
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

=====

Base Compiler Invocation

C benchmarks:

icx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECspeed®2017_fp_base = 206

SPECspeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:

icpx icx ifx

Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
607.cactubssn_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fopenmp
-DSPEC_OPENMP -Wno-implicit-int -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fopenmp
-DSPEC_OPENMP -Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fopenmp -DSPEC_OPENMP -Wno-implicit-int
-nostandard-realloc-lhs -align array32byte -auto
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSPEED®2017_fp_base = 206

SPECSPEED®2017_fp_peak = 206

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2024

Hardware Availability: Mar-2023

Software Availability: Dec-2022

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:

icx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: basepeak = yes

Fortran benchmarks:

603.bwaves_s: -w -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512
-Ofast -ffast-math -fsto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6421N,
1.80GHz)

SPECSpeed®2017_fp_base = 206

SPECSpeed®2017_fp_peak = 206

CPU2017 License: 9019

Test Date: Feb-2024

Test Sponsor: Cisco Systems

Hardware Availability: Mar-2023

Tested by: Cisco Systems

Software Availability: Dec-2022

Peak Optimization Flags (Continued)

649.fotonik3d_s: basepeak = yes

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: basepeak = yes

627.cam4_s: -w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -fsto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revM.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revM.xml>

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-02-02 04:40:53-0500.

Report generated on 2024-02-28 19:09:25 by CPU2017 PDF formatter v6716.

Originally published on 2024-02-27.