



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core) Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2022

Hardware Availability: Aug-2021

Software Availability: Dec-2021



### Hardware

CPU Name: AMD EPYC 7282  
 Max MHz: 3200  
 Nominal: 2800  
 Enabled: 32 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 512 KB I+D on chip per core  
 L3: 64 MB I+D on chip per chip, 16 MB shared / 4 cores  
 Other: None  
 Memory: 2 TB (16 x 128 GB 4Rx4 PC4-3200AA-L)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP3 (x86\_64)  
 kernel version 5.3.18-57-default  
 Compiler: C/C++/Fortran: Version 3.2.0 of AOCC  
 Parallel: No  
 Firmware: Version 4.2.2b released May-2022  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc: jemalloc memory allocator library v5.1.0  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core) Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Oct-2022  
Hardware Availability: Aug-2021  
Software Availability: Dec-2021

### Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	64	<b><u>1968</u></b>	<b><u>326</u></b>	1969	326	1968	326	16	470	341	470	342	<b><u>470</u></b>	<b><u>341</u></b>
507.cactuBSSN_r	64	268	302	266	304	<b><u>267</u></b>	<b><u>303</u></b>	64	265	306	<b><u>265</u></b>	<b><u>306</u></b>	267	303
508.namd_r	64	<b><u>340</u></b>	<b><u>179</u></b>	341	178	339	179	64	338	180	<b><u>338</u></b>	<b><u>180</u></b>	338	180
510.parest_r	64	<b><u>1741</u></b>	<b><u>96.2</u></b>	1742	96.1	1739	96.3	32	485	172	<b><u>485</u></b>	<b><u>173</u></b>	484	173
511.povray_r	64	558	268	562	266	<b><u>559</u></b>	<b><u>267</u></b>	64	558	268	562	266	<b><u>559</u></b>	<b><u>267</u></b>
519.lbm_r	64	743	90.8	<b><u>743</u></b>	<b><u>90.8</u></b>	743	90.8	64	743	90.8	743	90.8	<b><u>743</u></b>	<b><u>90.8</u></b>
521.wrf_r	64	723	198	<b><u>724</u></b>	<b><u>198</u></b>	726	198	32	313	229	<b><u>318</u></b>	<b><u>226</u></b>	318	225
526.blender_r	64	387	252	<b><u>387</u></b>	<b><u>252</u></b>	387	252	64	385	253	386	253	<b><u>385</u></b>	<b><u>253</u></b>
527.cam4_r	64	461	243	462	242	<b><u>461</u></b>	<b><u>243</u></b>	64	461	243	462	242	<b><u>461</u></b>	<b><u>243</u></b>
538.imagick_r	64	175	911	<b><u>175</u></b>	<b><u>910</u></b>	175	909	64	173	919	<b><u>173</u></b>	<b><u>920</u></b>	173	920
544.nab_r	64	324	333	324	332	<b><u>324</u></b>	<b><u>333</u></b>	64	324	333	324	332	<b><u>324</u></b>	<b><u>333</u></b>
549.fotonik3d_r	64	<b><u>2007</u></b>	<b><u>124</u></b>	2007	124	2006	124	32	986	126	<b><u>987</u></b>	<b><u>126</u></b>	987	126
554.roms_r	64	<b><u>1360</u></b>	<b><u>74.8</u></b>	1362	74.7	1356	75.0	32	533	95.4	536	94.8	<b><u>534</u></b>	<b><u>95.2</u></b>

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Compiler Notes

The AMD64 AOCC Compiler Suite is available at <http://developer.amd.com/amd-aocc/>

### Submit Notes

The config file option 'submit' was used.  
'numactl' was used to bind copies to the cores.  
See the configuration file for details.

### Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit  
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty\_ratio=8' run as root.  
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.  
To free node-local memory and avoid remote memory usage,  
'sysctl -w vm.zone\_reclaim\_mode=1' run as root.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

## Operating System Notes (Continued)

To clear filesystem caches, 'sync; sysctl -w vm.drop\_caches=3' run as root.  
To disable address space layout randomization (ASLR) to reduce run-to-run variability, 'sysctl -w kernel.randomize\_va\_space=0' run as root.

To enable Transparent Hugepages (THP) for all allocations, 'echo always > /sys/kernel/mm/transparent\_hugepage/enabled' and 'echo always > /sys/kernel/mm/transparent\_hugepage/defrag' run as root.

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =  
    "/home/cpu2017/amd_rate_aocc320_milanx_A_lib/lib;/home/cpu2017/amd_rate_  
    aocc320_milanx_A_lib/lib32:"  
MALLOCONF = "retain:true"
```

## General Notes

Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using OpenSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)

jemalloc 5.1.0 is available here:

<https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2>

## Platform Notes

SMT Mode set to Enabled  
NUMA nodes per socket set to NPS4  
ACPI SRAT L3 Cache As NUMA Domain set to Enabled  
DRAM Scrub Time set to Disabled  
Determinism Slider set to Power  
Memory Interleaving set to Disabled  
APBDIS set to 1

Sysinfo program /home/cpu2017/bin/sysinfo

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core) Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

### Platform Notes (Continued)

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d  
running on SPEC-SRV02 Mon Oct 24 13:26:53 2022

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : AMD EPYC 7282 16-Core Processor
 2 "physical id"s (chips)
 64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu from util-linux 2.36.2:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 43 bits physical, 48 bits virtual
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 8
Vendor ID: AuthenticAMD
CPU family: 23
Model: 49
Model name: AMD EPYC 7282 16-Core Processor
Stepping: 0
Frequency boost: enabled
CPU MHz: 1718.207
CPU max MHz: 2800.0000
CPU min MHz: 1500.0000
BogoMIPS: 5589.76
Virtualization: AMD-V
L1d cache: 1 MiB
L1i cache: 1 MiB
L2 cache: 16 MiB
L3 cache: 128 MiB
NUMA node0 CPU(s): 0-3,32-35
NUMA node1 CPU(s): 4-7,36-39
NUMA node2 CPU(s): 8-11,40-43
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core) Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2022

Hardware Availability: Aug-2021

Software Availability: Dec-2021

### Platform Notes (Continued)

```

NUMA node3 CPU(s):          12-15,44-47
NUMA node4 CPU(s):          16-19,48-51
NUMA node5 CPU(s):          20-23,52-55
NUMA node6 CPU(s):          24-27,56-59
NUMA node7 CPU(s):          28-31,60-63
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:         Not affected
Vulnerability Mds:         Not affected
Vulnerability Meltdown:    Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1:   Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:   Mitigation; Full AMD retpoline, IBPB conditional, IBRS_FW, STIBP conditional, RSB filling
Vulnerability Srbds:       Not affected
Vulnerability Tsx async abort: Not affected
Flags:                      fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate sme ssbd mba sev ibrs ibpb stibp vmmcall sev_es fsgsbase bmi1 avx2 smep bmi2 cqm rdt_a rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local clzero irperf xsaveerptr wbnoinvd arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif umip rdpid overflow_recov succor smca

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	32K	1M	8	Data	1	64	1	64
L1i	32K	1M	8	Instruction	1	64	1	64
L2	512K	16M	8	Unified	2	1024	1	64
L3	16M	128M	16	Unified	3	16384	1	64

```

/proc/cpuinfo cache data
cache size : 512 KB

```

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 32 33 34 35
node 0 size: 257862 MB
node 0 free: 257559 MB
node 1 cpus: 4 5 6 7 36 37 38 39

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core) Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2022

Hardware Availability: Aug-2021

Software Availability: Dec-2021

### Platform Notes (Continued)

```

node 1 size: 258045 MB
node 1 free: 257752 MB
node 2 cpus: 8 9 10 11 40 41 42 43
node 2 size: 258045 MB
node 2 free: 257783 MB
node 3 cpus: 12 13 14 15 44 45 46 47
node 3 size: 245936 MB
node 3 free: 245680 MB
node 4 cpus: 16 17 18 19 48 49 50 51
node 4 size: 258045 MB
node 4 free: 257410 MB
node 5 cpus: 20 21 22 23 52 53 54 55
node 5 size: 258011 MB
node 5 free: 257708 MB
node 6 cpus: 24 25 26 27 56 57 58 59
node 6 size: 258045 MB
node 6 free: 257770 MB
node 7 cpus: 28 29 30 31 60 61 62 63
node 7 size: 258043 MB
node 7 free: 257775 MB
node distances:
node  0  1  2  3  4  5  6  7
0:  10 11 11 11 32 32 32 32
1:  11 10 11 11 32 32 32 32
2:  11 11 10 11 32 32 32 32
3:  11 11 11 10 32 32 32 32
4:  32 32 32 32 10 11 11 11
5:  32 32 32 32 11 10 11 11
6:  32 32 32 32 11 11 10 11
7:  32 32 32 32 11 11 11 10

```

From /proc/meminfo

MemTotal: 2101286224 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu\*/cpufreq/scaling\_governor has performance

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="SLES"

VERSION="15-SP3"

VERSION\_ID="15.3"

PRETTY\_NAME="SUSE Linux Enterprise Server 15 SP3"

ID="sles"

ID\_LIKE="suse"

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

### Platform Notes (Continued)

ANSI\_COLOR="0;32"

CPE\_NAME="cpe:/o:suse:sles:15:sp3"

uname -a:

```
Linux SPEC-SRV02 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Full AMD retpoline, IBPB: conditional, IBRS_FW, STIBP: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Oct 24 05:50

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	223G	10G	213G	5%	/

From /sys/devices/virtual/dmi/id

Vendor:	Cisco Systems Inc
Product:	UCSC-C245-M6SX
Serial:	WZP251302NJ

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M386AAG40AM3-CWE 128 GB 4 rank 3200

BIOS:

BIOS Vendor:	Cisco Systems, Inc.
BIOS Version:	C245M6.4.2.2b.0.0509222122
BIOS Date:	05/09/2022

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Cisco Systems**  
Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208  
SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2022  
**Hardware Availability:** Aug-2021  
**Software Availability:** Dec-2021

## Platform Notes (Continued)

BIOS Revision: 5.14

(End of data from sysinfo program)

## Compiler Version Notes

=====  
C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)  
=====

AMD clang version 13.0.0 (CLANG: AOCC\_3.2.0-Build#128 2021\_11\_12) (based on LLVM Mirror.Version.13.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin  
=====

=====  
C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)  
=====

AMD clang version 13.0.0 (CLANG: AOCC\_3.2.0-Build#128 2021\_11\_12) (based on LLVM Mirror.Version.13.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin  
=====

=====  
C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)  
=====

AMD clang version 13.0.0 (CLANG: AOCC\_3.2.0-Build#128 2021\_11\_12) (based on LLVM Mirror.Version.13.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin  
AMD clang version 13.0.0 (CLANG: AOCC\_3.2.0-Build#128 2021\_11\_12) (based on LLVM Mirror.Version.13.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin  
=====

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
=====

AMD clang version 13.0.0 (CLANG: AOCC\_3.2.0-Build#128 2021\_11\_12) (based on

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

### Compiler Version Notes (Continued)

```

LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

```

```

=====
Fortran          | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                  | 554.roms_r(base, peak)
=====

```

```

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

```

```

=====
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
=====

```

```

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

```

### Base Compiler Invocation

C benchmarks:  
clang

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Cisco Systems**  
Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208  
SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2022  
**Hardware Availability:** Aug-2021  
**Software Availability:** Dec-2021

## Base Compiler Invocation (Continued)

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_CASE\_FLAG -Mbyteswapio -DSPEC\_LP64  
526.blender\_r: -funsigned-char -D\_\_BOOL\_DEFINED -DSPEC\_LP64  
527.cam4\_r: -DSPEC\_CASE\_FLAG -DSPEC\_LP64  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-m64 -flto -Wl,-mllvm -Wl,-region-vectorize  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM  
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

## Base Optimization Flags (Continued)

C benchmarks (continued):

```
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -z muldefs -lamdlibm -ljemalloc -lflang
```

C++ benchmarks:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false
-mllvm -enable-loop-fusion -z muldefs -lamdlibm -ljemalloc -lflang
```

Fortran benchmarks:

```
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -Hz,1,0x1 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-loop-fusion
-mllvm -enable-loopinterchange -mllvm -compute-interchange-order
-z muldefs -lamdlibm -ljemalloc -lflang
```

Benchmarks using both Fortran and C:

```
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -Hz,1,0x1 -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop
-mllvm -enable-loopinterchange -mllvm -compute-interchange-order
-z muldefs -lamdlibm -ljemalloc -lflang
```

Benchmarks using both C and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-mllvm -loop-unswitch-threshold=200000 -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes
-mllvm -convert-pow-exp-to-int=false -z muldefs -lamdlibm -ljemalloc
-lflang
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-mllvm -loop-unswitch-threshold=200000 -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes
-mllvm -convert-pow-exp-to-int=false -Hz,1,0x1 -Kieee -Mrecursive
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Cisco Systems**  
Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208  
SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2022  
**Hardware Availability:** Aug-2021  
**Software Availability:** Dec-2021

## Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

-mllvm -fuse-tile-inner-loop -funroll-loops -mllvm -lsr-in-nested-loop  
-mllvm -enable-loopinterchange -mllvm -compute-interchange-order  
-z muldefs -lamdlibm -ljemalloc -lflang

## Base Other Flags

C benchmarks:

-Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Benchmarks using both Fortran and C:

-Wno-unused-command-line-argument

Benchmarks using both C and C++:

-Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-unused-command-line-argument

## Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

## Peak Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:

clang++ clang flang

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -m64 -flto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-fstruct-layout=7 -mllvm -unroll-threshold=50
-freemap-arrays -flv-function-specialization
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

538.imagick\_r: Same as 519.lbm\_r

544.nab\_r: basepeak = yes

C++ benchmarks:

```
508.namd_r: -m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-finline-aggressive -mllvm -unroll-threshold=100
-flv-function-specialization -mllvm -enable-licm-vrp
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

## Peak Optimization Flags (Continued)

```
510.parest_r: -m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-suppress-fmas
-Wl,-mllvm -Wl,-function-specialize -Ofast -march=znver3
-fveclib=AMDLIBM -ffast-math -finline-aggressive
-mllvm -unroll-threshold=100 -flv-function-specialization
-mllvm -enable-licm-vrp -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc
```

Fortran benchmarks:

```
503.bwaves_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math -Mrecursive
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-lamdlibm -ljemalloc -lflang
```

```
549.fotonik3d_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math -Kieee
-Mrecursive -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-lamdlibm -ljemalloc -lflang
```

```
554.roms_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math -Mrecursive
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-Hz,1,0x1 -mllvm -fuse-tile-inner-loop -lamdlibm
-ljemalloc -lflang
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

## Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:

```
521.wrf_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-fstruct-layout=7 -mllvm -unroll-threshold=50
-freemap-arrays -flv-function-specialization
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -Mrecursive -lamdlibm
-ljemalloc -lflang
```

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

511.povray\_r: basepeak = yes

```
526.blender_r: -m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-fstruct-layout=7 -mllvm -unroll-threshold=50
-freemap-arrays -flv-function-specialization
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -finline-aggressive
-mllvm -unroll-threshold=100 -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -lamdlibm -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -Wl,-mllvm -Wl,-enable-licm-vrp
-flto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3
-fveclib=AMDLIBM -ffast-math -fstruct-layout=7
-mllvm -unroll-threshold=50 -freemap-arrays -flv-function-specialization
```

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Cisco Systems**  
Cisco UCS C245 M6 (AMD EPYC 7282 16-core)  
Processor)

SPECrate®2017\_fp\_base = 208  
SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2022  
**Hardware Availability:** Aug-2021  
**Software Availability:** Dec-2021

## Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

```
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true -mllvm -function-specialize
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -unroll-threshold=100 -mllvm -loop-unswitch-threshold=200000
-finline-aggressive -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes
-mllvm -convert-pow-exp-to-int=false -Mrecursive -lamdlibm -ljemalloc
-lflang
```

## Peak Other Flags

C benchmarks:

```
-Wno-unused-command-line-argument
```

C++ benchmarks:

```
-Wno-unused-command-line-argument
```

Fortran benchmarks:

```
-Wno-unused-command-line-argument
```

Benchmarks using both Fortran and C:

```
-Wno-unused-command-line-argument
```

Benchmarks using both C and C++:

```
-Wno-unused-command-line-argument
```

Benchmarks using Fortran, C, and C++:

```
-Wno-unused-command-line-argument
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc320-flags-A1.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc320-flags-A1.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.xml>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7282 16-core Processor)

SPECrate®2017\_fp\_base = 208

SPECrate®2017\_fp\_peak = 226

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2022

**Hardware Availability:** Aug-2021

**Software Availability:** Dec-2021

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2022-10-24 16:26:53-0400.

Report generated on 2022-12-08 18:59:47 by CPU2017 PDF formatter v6442.

Originally published on 2022-12-08.