



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

**SPECspeed®2017\_int\_base = 10.5**

**SPECspeed®2017\_int\_peak = Not Run**

**CPU2017 License:** 9019


**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Jul-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Mar-2021



### Hardware

CPU Name: Intel Xeon Gold 6330  
 Max MHz: 3100  
 Nominal: 2000  
 Enabled: 56 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 42 MB I+D on chip per chip  
 Other: None  
 Memory: 1 TB (32 x 32 GB 2Rx4 PC4-3200V-R,  
 running at 2933)  
 Storage: 1 x 300 GB 15K SAS HDD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP2  
 5.3.18-22-default  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++  
 Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler  
 Classic Build 20201112 for Linux;  
 Parallel: Yes  
 Firmware: Version 4.2.1c released Jul-2021  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost  
 of additional power usage



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

**SPECspeed®2017\_int\_base = 10.5**

**SPECspeed®2017\_int\_peak = Not Run**

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	56	280	6.33	<b>280</b>	<b>6.34</b>	279	6.37							
602.gcc_s	56	<b>410</b>	<b>9.71</b>	407	9.79	411	9.68							
605.mcf_s	56	270	17.5	267	17.7	<b>269</b>	<b>17.6</b>							
620.omnetpp_s	56	<b>166</b>	<b>9.83</b>	162	10.1	169	9.66							
623.xalancbmk_s	56	<b>119</b>	<b>11.9</b>	120	11.8	119	11.9							
625.x264_s	56	<b>117</b>	<b>15.1</b>	117	15.1	116	15.2							
631.deepsjeng_s	56	271	5.28	272	5.27	<b>272</b>	<b>5.28</b>							
641.leela_s	56	<b>394</b>	<b>4.33</b>	394	4.33	395	4.31							
648.exchange2_s	56	171	17.2	172	17.1	<b>171</b>	<b>17.2</b>							
657.xz_s	56	<b>290</b>	<b>21.3</b>	291	21.2	289	21.4							

**SPECspeed®2017\_int\_base = 10.5**

**SPECspeed®2017\_int\_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## General Notes (Continued)

sources available from [jemalloc.net](http://jemalloc.net) or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

### BIOS Settings:

Adjacent Cache Line Prefetcher set to Disabled  
DCU Streamer Prefetch set to Disabled  
UPI Link Enablement set to 1  
UPI Power Management set to Enabled  
Sub NUMA Clustering set to Disabled  
LLC Dead Line set to Disabled  
Memory Refresh Rate set to 1x Refresh  
ADDDC Sparing set to Disabled  
Patrol Scrub set to Disabled  
Enhanced CPU performance set to Auto  
Energy Efficient Turbo set to Enabled  
Processor C6 Report set to Enabled  
Processor C1E set to Enabled  
Intel HyperThreading Technology set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafcc64d  
running on localhost Thu Jul 15 22:43:22 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
  2 "physical id"s (chips)
  56 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 28
  siblings : 28
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
  25 26 27
  physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
  25 26 27
```

From lscpu from util-linux 2.33.1:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
Address sizes:         46 bits physical, 57 bits virtual
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## Platform Notes (Continued)

CPU(s): 56  
On-line CPU(s) list: 0-55  
Thread(s) per core: 1  
Core(s) per socket: 28  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 106  
Model name: Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz  
Stepping: 6  
CPU MHz: 1580.722  
CPU max MHz: 3100.0000  
CPU min MHz: 800.0000  
BogoMIPS: 4000.00  
Virtualization: VT-x  
L1d cache: 48K  
L1i cache: 32K  
L2 cache: 1280K  
L3 cache: 43008K  
NUMA node0 CPU(s): 0-27  
NUMA node1 CPU(s): 28-55  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperf mperf pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 invpcid\_single ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid ept\_ad fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local wbnoinvd dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req avx512vbmi umip pkru ospke avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vnni avx512\_bitalg tme avx512\_vpocntdq la57 rdpid md\_clear pconfig flush\_lld arch\_capabilities

/proc/cpuinfo cache data  
cache size : 43008 KB

From numactl --hardware  
WARNING: a numactl 'node' might or might not correspond to a physical chip.  
available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27  
node 0 size: 515610 MB  
node 0 free: 515016 MB  
node 1 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## Platform Notes (Continued)

```
53 54 55
node 1 size: 515777 MB
node 1 free: 515093 MB
node distances:
node   0   1
 0: 10 20
 1: 20 10

From /proc/meminfo
MemTotal:      1056141392 kB
HugePages_Total:        0
Hugepagesize:     2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeба) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):          Not affected
CVE-2018-3620 (L1 Terminal Fault):        Not affected
Microarchitectural Data Sampling:          Not affected
CVE-2017-5754 (Meltdown):                 Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
                                              Bypass disabled via prctl and
                                              seccomp
                                              Mitigation: usercopy/swaps
                                              barriers and __user pointer
                                              sanitization
CVE-2017-5753 (Spectre variant 1):        Mitigation: Enhanced IBRS, IBPB:
                                              conditional, RSB filling
CVE-2017-5715 (Spectre variant 2):        Mitigation: usercopy/swaps
                                              barriers and __user pointer
                                              sanitization
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):  Not affected
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## Platform Notes (Continued)

run-level 3 Jul 15 22:39

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	btrfs	222G	33G	188G	15%	/home

From /sys/devices/virtual/dmi/id

Vendor:	Cisco Systems Inc
Product:	UCSC-C220-M6S
Serial:	WZP24430N7F

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

32x 0xCE00 M393A4K40DB3-CWE 32 GB 2 rank 3200, configured at 2933

BIOS:

BIOS Vendor:	Cisco Systems, Inc.
BIOS Version:	C220M6.4.2.1c.1.0701210708
BIOS Date:	07/01/2021
BIOS Revision:	5.22

(End of data from sysinfo program)

## Compiler Version Notes

=====

C	600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base)
	625.x264_s(base) 657.xz_s(base)

=====

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====

C++	620.omnetpp_s(base) 623.xalancbmk_s(base) 631.deepsjeng_s(base)
	641.leela_s(base)

=====

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## Compiler Version Notes (Continued)

=====  
Fortran | 648.exchange2\_s(base)

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64  
623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX  
625.x264\_s: -DSPEC\_LP64  
631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-DSPEC\_OPENMP -std=c11 -m64 -fopenmp -Wl,-z,muldefs -xCORE-AVX512  
-O3 -ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Gold 6330,  
2.00GHz)

SPECspeed®2017\_int\_base = 10.5

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Jul-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Mar-2021

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math  
-fsto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin/  
-lqkmalloc
```

Fortran benchmarks:

```
-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries
```

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revF.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revF.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-07-16 01:43:22-0400.

Report generated on 2021-08-04 18:20:15 by CPU2017 PDF formatter v6442.

Originally published on 2021-08-04.