



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R, 2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2021

Hardware Availability: Feb-2020

Software Availability: Aug-2020



Hardware

CPU Name: Intel Xeon Gold 6238R
 Max MHz: 4000
 Nominal: 2200
 Enabled: 56 cores, 2 chips, 2 threads/core
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 38.5 MB I+D on chip per chip
 Other: None
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
 Storage: 1 x 1.2 TB SAS HDD 10K RPM
 Other: None

Software

OS: Red Hat Enterprise Linux release 8.2 (Ootpa) 4.18.0-193.el8.x86_64
 Compiler: C/C++: Version 19.1.2.275 of Intel C/C++ Compiler for Linux;
 Fortran: Version 19.1.2.275 of Intel Fortran Compiler for Linux
 Parallel: No
 Firmware: Version 4.0.4j released Aug-2019
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: Not Applicable
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R, 2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	112	2110	532	2108	533	2111	532									
507.cactubSSN_r	112	355	399	357	397	357	398									
508.namd_r	112	450	237	447	238	445	239									
510.parest_r	112	2188	134	2196	133	2188	134									
511.povray_r	112	766	342	761	344	765	342									
519.lbm_r	112	904	131	904	131	904	131									
521.wrf_r	112	1048	239	1048	239	1050	239									
526.blender_r	112	539	317	540	316	540	316									
527.cam4_r	112	616	318	617	317	617	317									
538.imagick_r	112	339	821	340	820	340	820									
544.nab_r	112	337	560	337	559	339	555									
549.fotonik3d_r	112	2560	171	2561	170	2555	171									
554.roms_r	112	1695	105	1696	105	1697	105									

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R, 2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

General Notes (Continued)

```
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on localhost.localdomain Wed Feb 3 05:58:42 2021
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6238R CPU @ 2.20GHz
        2 "physical id"s (chips)
        112 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 28
siblings : 56
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
28 29 30
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
28 29 30
```

From lscpu:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R, 2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Platform Notes (Continued)

CPU(s): 112
On-line CPU(s) list: 0-111
Thread(s) per core: 2
Core(s) per socket: 28
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6238R CPU @ 2.20GHz
Stepping: 7
CPU MHz: 1284.601
CPU max MHz: 4000.0000
CPU min MHz: 1000.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 39424K
NUMA node0 CPU(s): 0-3,7-9,14-17,21-23,56-59,63-65,70-73,77-79
NUMA node1 CPU(s): 4-6,10-13,18-20,24-27,60-62,66-69,74-76,80-83
NUMA node2 CPU(s): 28-31,35-37,42-45,49-51,84-87,91-93,98-101,105-107
NUMA node3 CPU(s): 32-34,38-41,46-48,52-55,88-90,94-97,102-104,108-111
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperf mpf perf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movebe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpk rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni md_clear flush_l1d arch_capabilities

/proc/cpuinfo cache data
cache size : 39424 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 56 57 58 59 63 64 65 70 71 72 73 77 78 79
node 0 size: 192105 MB
node 0 free: 184503 MB

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R,
2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Platform Notes (Continued)

```
node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 60 61 62 66 67 68 69 74 75 76 80 81
82 83
node 1 size: 193502 MB
node 1 free: 187739 MB
node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 84 85 86 87 91 92 93 98 99 100
101 105 106 107
node 2 size: 193529 MB
node 2 free: 187693 MB
node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 88 89 90 94 95 96 97 102 103 104
108 109 110 111
node 3 size: 193529 MB
node 3 free: 186846 MB
node distances:
node   0   1   2   3
  0: 10 11 21 21
  1: 11 10 21 21
  2: 21 21 10 11
  3: 21 21 11 10

From /proc/meminfo
MemTotal:      791210452 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

From /etc/*release* /etc/*version*
os-release:
  NAME="Red Hat Enterprise Linux"
  VERSION="8.2 (Ootpa)"
  ID="rhel"
  ID_LIKE="fedora"
  VERSION_ID="8.2"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="Red Hat Enterprise Linux 8.2 (Ootpa)"
  ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.2 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.2 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.2:ga

uname -a:
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri Mar 27 14:35:58 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

itlb_multihit:                                     KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault):                 Not affected
Microarchitectural Data Sampling:                   Not affected
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R, 2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Platform Notes (Continued)

CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
tsx_async_abort:	Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Feb 2 23:48

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	1.1T	43G	1020G	5%	/home

From /sys/devices/virtual/dmi/id

BIOS:	Cisco Systems, Inc.	C240M5.4.0.4j.0.0831191216	08/31/2019
Vendor:	Cisco Systems Inc		
Product:	UCSC-C240-M5L		
Serial:	WZP223909MB		

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

24x	0xCE00	M393A4K40CB2-CVF	32 GB	2 rank	2933
-----	--------	------------------	-------	--------	------

(End of data from sysinfo program)

BIOS version 4.0.4j is available as part of the Unified Computing System (UCS) Server Firmware package version 4.0(4h).

Compiler Version Notes

=====

C	519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
---	---

=====

Intel(R) C Compiler for applications running on Intel(R) 64, Version
19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++	508.namd_r(base) 510.parest_r(base)
-----	-------------------------------------

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R,
2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Compiler Version Notes (Continued)

19.1.2.275 Build 20200604

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray_r(base) 526.blender_r(base)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version
19.1.2.275 Build 20200604

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version
19.1.2.275 Build 20200604

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 507.cactuBSSN_r(base)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version
19.1.2.275 Build 20200604

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version
19.1.2.275 Build 20200604

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.2.275 Build 20200623

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.2.275 Build 20200623

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf_r(base) 527.cam4_r(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.2.275 Build 20200623

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version
19.1.2.275 Build 20200604

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R,
2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -fnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -Ofast -ffast-math -fno-math-errno -mfpmath=sse -funroll-loops
-fno-optimize-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R,
2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Date: Feb-2021

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: Aug-2020

Base Optimization Flags (Continued)

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib  
-ljemalloc
```

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib  
-ljemalloc
```

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revN.html>



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6238R,
2.20GHz)

SPECrate®2017_fp_base = 278

SPECrate®2017_fp_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2021

Hardware Availability: Feb-2020

Software Availability: Aug-2020

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.xml

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revN.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2021-02-03 05:58:41-0500.

Report generated on 2021-03-02 15:49:39 by CPU2017 PDF formatter v6255.

Originally published on 2021-03-02.