



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5466M5 (Intel Xeon Silver 4214)

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation


**SPECrate®2017\_fp\_base = 138**

**SPECrate®2017\_fp\_peak = 143**

**Test Date:** Oct-2020

**Hardware Availability:** Apr-2019

**Software Availability:** Apr-2020



## Hardware

CPU Name: Intel Xeon Silver 4214  
 Max MHz: 3200  
 Nominal: 2200  
 Enabled: 24 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 16.5 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)  
 Storage: 1 x 400 GB SATA SSD  
 Other: None

## Software

OS: Red Hat Enterprise Linux release 8.2 (Ootpa) 4.18.0-193.el8.x86\_64  
 Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux; Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux  
 Parallel: No  
 Firmware: Version 4.1.13 released Jan-2020  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5466M5 (Intel Xeon Silver 4214)

**SPECrate®2017\_fp\_base = 138**

**SPECrate®2017\_fp\_peak = 143**

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	48	<b>1368</b>	<b>352</b>	1368	352	1369	352	24	669	360	670	359	<b>669</b>	<b>360</b>
507.cactuBSSN_r	48	348	175	<b>351</b>	<b>173</b>	351	173	48	348	175	<b>351</b>	<b>173</b>	351	173
508.namd_r	48	479	95.2	476	95.9	<b>479</b>	<b>95.3</b>	48	479	95.2	476	95.9	<b>479</b>	<b>95.3</b>
510.parest_r	48	1673	75.1	<b>1673</b>	<b>75.1</b>	1676	74.9	24	751	83.6	750	83.7	<b>751</b>	<b>83.6</b>
511.povray_r	48	770	146	773	145	<b>770</b>	<b>146</b>	48	655	171	656	171	<b>656</b>	<b>171</b>
519.lbm_r	48	596	84.9	<b>596</b>	<b>84.9</b>	596	84.9	48	596	84.9	<b>596</b>	<b>84.9</b>	596	84.9
521.wrf_r	48	770	140	<b>771</b>	<b>139</b>	772	139	24	383	141	384	140	<b>383</b>	<b>140</b>
526.blender_r	48	581	126	582	126	<b>582</b>	<b>126</b>	48	581	126	582	126	<b>582</b>	<b>126</b>
527.cam4_r	48	667	126	<b>665</b>	<b>126</b>	665	126	48	667	126	<b>665</b>	<b>126</b>	665	126
538.imagick_r	48	341	350	340	351	<b>341</b>	<b>351</b>	48	341	350	340	351	<b>341</b>	<b>351</b>
544.nab_r	48	374	216	<b>375</b>	<b>215</b>	376	215	48	374	216	<b>375</b>	<b>215</b>	376	215
549.fotonik3d_r	48	1696	110	<b>1695</b>	<b>110</b>	1694	110	48	1696	110	<b>1695</b>	<b>110</b>	1694	110
554.roms_r	48	1169	65.2	1167	65.4	<b>1167</b>	<b>65.3</b>	24	500	76.3	499	76.5	<b>500</b>	<b>76.3</b>

**SPECrate®2017\_fp\_base = 138**

**SPECrate®2017\_fp\_peak = 143**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.  
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux  
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.  
For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
SCALING\_GOVERNOR set to Performance

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/CPU2017/lib/intel64:/home/CPU2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_base = 138

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5,

and the system compiler gcc 4.8.5;

sources available from jemalloc.net or

<https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS configuration:

ENERGY\_PERF\_BIAS\_CFG mode set to Performance

Hardware Prefetch set to Disable

VT Support set to Disable

C1E Support set to Disable

IMC (Integrated memory controller) Interleaving set to 1-way

Sub NUMA Cluster (SNC) set to Enable

Sysinfo program /home/CPU2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011

running on localhost.localdomain Tue Oct 27 22:13:34 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz

2 "physical id"s (chips)

48 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

### Inspur NF5466M5 (Intel Xeon Silver 4214)

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

SPECrate®2017\_fp\_base = 138

SPECrate®2017\_fp\_peak = 143

Test Date: Oct-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

## Platform Notes (Continued)

```
cpu cores : 12
siblings : 24
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
CPU(s):               48
On-line CPU(s) list: 0-47
Thread(s) per core:  2
Core(s) per socket: 12
Socket(s):            2
NUMA node(s):         2
Vendor ID:            GenuineIntel
CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
Stepping:              7
CPU MHz:              2699.973
CPU max MHz:          3200.0000
CPU min MHz:          1000.0000
BogoMIPS:              4400.00
Virtualization:       VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              16896K
NUMA node0 CPU(s):    0-11,24-35
NUMA node1 CPU(s):    12-23,36-47
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
                      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtTopology nonstop_tsc cpuid
                      aperfmpf perf_pni pclmulqdq dtes64 ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
                      pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c
                      rdrandlahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cdp_13 invpcid_single
                      intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
                      vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
                      avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
                      xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
                      dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d arch_capabilities
```

```
/proc/cpuinfo cache data
cache size : 16896 KB
```

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

### Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_base = 138

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Platform Notes (Continued)

physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 32 33 34 35
node 0 size: 385611 MB
node 0 free: 371080 MB
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23 36 37 38 39 40 41 42 43 44 45 46 47
node 1 size: 387065 MB
node 1 free: 376740 MB
node distances:
node    0    1
 0:   10   21
 1:   21   10
```

From /proc/meminfo

```
MemTotal:      791221460 kB
HugePages_Total:      0
Hugepagesize:     2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:
  NAME="Red Hat Enterprise Linux"
  VERSION="8.2 (Ootpa)"
  ID="rhel"
  ID_LIKE="fedora"
  VERSION_ID="8.2"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="Red Hat Enterprise Linux 8.2 (Ootpa)"
  ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.2 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.2 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.2:ga
```

uname -a:

```
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri Mar 27 14:35:58 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

itlb_multihit:	KVM: Vulnerable
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional,

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Platform Notes (Continued)

tsx\_async\_abort: RSB filling  
Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Oct 27 12:45

SPEC is set to: /home/CPU2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	392G	33G	360G	9%	/home

From /sys/devices/virtual/dmi/id

  BIOS: American Megatrends Inc. 4.1.13 01/16/2020  
  Vendor: Inspur  
  Product: NF5466M5  
  Serial: 220692011

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

  24x Samsung M393A4G43AB3-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)

This system support 12 DIMMs per processor, total 24 DIMMs.

24 DIMM slots installed with 32 GB DIMM for this run,  
and running at 2400 due to CPU limitation.

## Compiler Version Notes

=====

C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
  | 544.nab\_r(base, peak)

=====

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
  NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
  NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECCrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECCrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C++, C, Fortran | 507.cactusBSSN\_r(base, peak)

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

=====  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(peak)

=====  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

=====  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64

507.cactusBSSN\_r: -DSPEC\_LP64

508.namd\_r: -DSPEC\_LP64

510.parest\_r: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Base Portability Flags (Continued)

```
511.povray_r: -DSPEC_LP64  
519.lbm_r: -DSPEC_LP64  
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char  
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG  
538.imagick_r: -DSPEC_LP64  
544.nab_r: -DSPEC_LP64  
549.fotonik3d_r: -DSPEC_LP64  
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Base Optimization Flags (Continued)

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: basepeak = yes

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -m64 -qnextgen  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib  
-ljemalloc

Fortran benchmarks:

503.bwaves\_r: -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

521.wrf\_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 138

Inspur NF5466M5 (Intel Xeon Silver 4214)

SPECrate®2017\_fp\_peak = 143

CPU2017 License: 3358

Test Date: Oct-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Apr-2019

Tested by: Inspur Corporation

Software Availability: Apr-2020

## Peak Optimization Flags (Continued)

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

```
526.blender_r: basepeak = yes
```

Benchmarks using Fortran, C, and C++:

```
507.cactuBSSN_r: basepeak = yes
```

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.9.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.9.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-10-27 22:13:33-0400.

Report generated on 2020-11-25 10:31:08 by CPU2017 PDF formatter v6255.

Originally published on 2020-11-24.