



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_int\_base = 128**

**SPECrate®2017\_int\_peak = 132**

CPU2017 License: 006042


Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020



## Hardware

CPU Name: Intel Xeon Silver 4210R  
 Max MHz: 3200  
 Nominal: 2400  
 Enabled: 20 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 (chip)s  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 13.75 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R, running at 2400)  
 Storage: 1 x 480 GB SATA SSD  
 Other: None

## OS:

CentOS Linux release 8.2.2004 (Core)

4.18.0-193.el8.x86\_64

Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux;

Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux

## Parallel:

No

## Firmware:

Version V8.102 released Jun-2020

## File System:

xfs

## System State:

Run level 3(multi-user)

## Base Pointers:

64-bit

## Peak Pointers:

32/64-bit

## Other:

jemalloc memory allocator V5.0.1

## Power Management:

Default

## Software



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_int\_base = 128**

**SPECrate®2017\_int\_peak = 132**

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	40	751	84.8	<b>746</b>	<b>85.4</b>	744	85.6	40	639	99.6	<b>640</b>	<b>99.5</b>	640	99.5
502.gcc_r	40	<b>567</b>	<b>99.8</b>	567	99.8	566	100	40	<b>500</b>	<b>113</b>	501	113	500	113
505.mcf_r	40	285	227	286	226	<b>285</b>	<b>227</b>	40	285	227	286	226	<b>285</b>	<b>227</b>
520.omnetpp_r	40	610	86.0	616	85.1	<b>611</b>	<b>85.9</b>	40	610	86.0	616	85.1	<b>611</b>	<b>85.9</b>
523.xalancbmk_r	40	245	172	<b>245</b>	<b>172</b>	245	172	40	245	172	<b>245</b>	<b>172</b>	245	172
525.x264_r	40	275	255	269	261	<b>271</b>	<b>259</b>	40	269	260	<b>267</b>	<b>262</b>	267	263
531.deepsjeng_r	40	462	99.2	461	99.4	<b>462</b>	<b>99.3</b>	40	462	99.2	461	99.4	<b>462</b>	<b>99.3</b>
541.leela_r	40	720	92.0	<b>720</b>	<b>92.0</b>	720	92.0	40	720	92.0	<b>720</b>	<b>92.0</b>	720	92.0
548.exchange2_r	40	443	237	<b>443</b>	<b>237</b>	443	237	40	443	237	<b>443</b>	<b>237</b>	443	237
557.xz_r	40	577	74.9	<b>577</b>	<b>74.9</b>	578	74.8	40	<b>566</b>	<b>76.3</b>	566	76.3	566	76.3

**SPECrate®2017\_int\_base = 128**

**SPECrate®2017\_int\_peak = 132**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.  
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux  
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =
  "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-
  32"
MALLOC_CONF = "retain:true"
```



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## General Notes

Binaries compiled on a system with 2x Intel Xeon 4214R CPU + 384 GB RAM memory using Centos 8.2 x86\_64

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the Centos 8.2 x86\_64, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on localhost.localdomain Sat Oct  3 04:19:58 2020
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
        2 "physical id"s (chips)
        40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings    : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
CPU(s):               40
On-line CPU(s) list: 0-39
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Platform Notes (Continued)

Thread(s) per core: 2  
Core(s) per socket: 10  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz  
Stepping: 7  
CPU MHz: 2832.900  
CPU max MHz: 3200.0000  
CPU min MHz: 1000.0000  
BogoMIPS: 4800.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 14080K  
NUMA node0 CPU(s): 0-9,20-29  
NUMA node1 CPU(s): 10-19,30-39  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtTopology nonstop\_tsc cpuid aperf fm perf pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 cdp\_13 invpcid\_single intel\_ppin ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid fsgsbbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpq rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni md\_clear flush\_l1d arch\_capabilities

/proc/cpuinfo cache data  
cache size : 14080 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29  
node 0 size: 192108 MB  
node 0 free: 182158 MB  
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39  
node 1 size: 193503 MB  
node 1 free: 185729 MB  
node distances:  
node 0 1

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Platform Notes (Continued)

```
0: 10 21  
1: 21 10
```

```
From /proc/meminfo  
MemTotal:      394867024 kB  
HugePages_Total:       0  
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*  
centos-release: CentOS Linux release 8.2.2004 (Core)  
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.2 (Source)  
os-release:  
  NAME="CentOS Linux"  
  VERSION="8 (Core)"  
  ID="centos"  
  ID_LIKE="rhel fedora"  
  VERSION_ID="8"  
  PLATFORM_ID="platform:el8"  
  PRETTY_NAME="CentOS Linux 8 (Core)"  
  ANSI_COLOR="0;31"  
redhat-release: CentOS Linux release 8.2.2004 (Core)  
system-release: CentOS Linux release 8.2.2004 (Core)  
system-release-cpe: cpe:/o:centos:centos:8
```

```
uname -a:  
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri May 8 10:59:10 UTC 2020  
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

itlb_multihit:	KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
tsx_async_abort:	Mitigation: Clear CPU buffers; SMT vulnerable

```
run-level 3 Sep 26 05:50
```

```
SPEC is set to: /home/cpu2017
```

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/cl-home	xfs	392G	72G	321G	19%	/home

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Platform Notes (Continued)

From /sys/devices/virtual/dmi/id

BIOS: American Megatrends Inc. V8.102 06/09/2020  
Vendor: Tyrone Systems  
Product: TP12XH-L2I  
Product Family: empty  
Serial: empty

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 502.gcc\_r(peak)

=====

Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
| 525.x264\_r(base, peak) 557.xz\_r(base)

=====

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C | 500.perlbench\_r(peak) 557.xz\_r(peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

C | 502.gcc\_r(peak)

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Compiler Version Notes (Continued)

Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
| 525.x264\_r(base, peak) 557.xz\_r(base)

=====

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(peak) 557.xz\_r(peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 502.gcc\_r(peak)

=====

Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
| 525.x264\_r(base, peak) 557.xz\_r(base)

=====

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C | 500.perlbench\_r(peak) 557.xz\_r(peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Compiler Version Notes (Continued)

=====

C++ | 520.omnetpp\_r(base, peak) 523.xalancbmk\_r(base, peak)  
| 531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

=====

Fortran | 548.exchange2\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -DSPEC\_LP64  
505.mcf\_r: -DSPEC\_LP64  
520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64  
531.deepsjeng\_r: -DSPEC\_LP64  
541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64  
557.xz\_r: -DSPEC\_LP64



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Base Optimization Flags

C benchmarks:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops  
-fuse-ld=gold -qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse  
-funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Peak Portability Flags (Continued)

525.x264\_r: -DSPEC\_LP64

531.deepsjeng\_r: -DSPEC\_LP64

541.leela\_r: -DSPEC\_LP64

548.exchange2\_r: -DSPEC\_LP64

557.xz\_r: -DSPEC\_LP64

## Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc
```

```
502.gcc_r: -m32
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/ia32_lin
-std=gnu89
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qnextgen -fuse-ld=gold
-qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-32/lib
-ljemalloc
```

505.mcf\_r: basepeak = yes

```
525.x264_r: -m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math
-fuse-ld=gold -qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc
```

```
557.xz_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc
```

C++ benchmarks:

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_int\_base = 128

SPECrate®2017\_int\_peak = 132

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Peak Optimization Flags (Continued)

520.omnetpp\_r: basepeak = yes

523.xalancbmk\_r: basepeak = yes

531.deepsjeng\_r: basepeak = yes

541.leela\_r: basepeak = yes

Fortran benchmarks:

548.exchange2\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.l1l-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.l1l-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.l1l-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.l1l-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-10-03 04:19:57-0400.

Report generated on 2020-10-28 10:50:14 by CPU2017 PDF formatter v6255.

Originally published on 2020-10-27.