



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3


Test Date: Mar-2020

Test Sponsor: HPE

Hardware Availability: Feb-2020

Tested by: HPE

Software Availability: Jun-2019



Hardware

CPU Name: Intel Xeon Gold 6240R
 Max MHz: 4000
 Nominal: 2400
 Enabled: 48 cores, 2 chips, 2 threads/core
 Orderable: 1, 2 chip(s)
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 35.75 MB I+D on chip per chip
 Other: None
 Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R)
 Storage: 1 x 400 GB SAS SSD, RAID 0
 Other: None

OS: SUSE Linux Enterprise Server 15 SP1 (x86_64)
 Compiler: Kernel 4.12.14-195-default
 C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;
 Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux;
 Parallel: No
 Firmware: HPE BIOS Version i42 v2.22 (11/13/2019) released Feb-2020
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None
 Power Management: BIOS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Date: Mar-2020

Test Sponsor: HPE

Hardware Availability: Feb-2020

Tested by: HPE

Software Availability: Jun-2019

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	96	1854	519	1856	519	1853	520	48	898	536	899	535	898	536
507.cactubSSN_r	96	562	216	562	216	562	216	96	563	216	563	216	563	216
508.namd_r	96	472	193	473	193	473	193	96	468	195	468	195	475	192
510.parest_r	96	1962	128	1969	128	1965	128	48	745	168	746	168	747	168
511.povray_r	96	773	290	773	290	775	289	96	637	352	638	351	636	353
519.lbm_r	96	830	122	831	122	831	122	96	815	124	815	124	814	124
521.wrf_r	96	949	226	965	223	958	224	48	417	258	418	257	417	258
526.blender_r	96	549	266	549	266	550	266	96	549	267	549	266	551	265
527.cam4_r	96	583	288	578	290	584	288	96	557	301	557	301	555	303
538.imagick_r	96	378	632	377	633	378	632	96	378	632	377	633	378	631
544.nab_r	96	352	459	357	452	355	455	96	352	459	353	458	353	458
549.fotonik3d_r	96	2179	172	2178	172	2183	171	96	2175	172	2183	171	2176	172
554.roms_r	96	1588	96.0	1587	96.1	1583	96.3	48	630	121	622	123	625	122
SPECrate®2017_fp_base = 238														
SPECrate®2017_fp_peak = 257														

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3 > /proc/sys/vm/drop_caches

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Date: Mar-2020

Test Sponsor: HPE

Hardware Availability: Feb-2020

Tested by: HPE

Software Availability: Jun-2019

General Notes (Continued)

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Configuration:

Thermal Configuration set to Maximum Cooling

Memory Patrol Scrubbing set to Disabled

LLC Prefetch set to Enabled

LLC Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Workload Profile set to General Throughput Compute

Workload Profile set to Custom

Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011

running on sy480-sys1 Wed Mar 4 07:54:44 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz

2 "physical id"s (chips)

96 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 24

siblings : 48

physical 0: cores 0 1 2 3 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

physical 1: cores 0 1 2 3 8 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu:

Architecture: x86_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

Address sizes: 46 bits physical, 48 bits virtual

CPU(s): 96

On-line CPU(s) list: 0-95

Thread(s) per core: 2

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Platform Notes (Continued)

Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6240R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2400.000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-11,48-59
NUMA node1 CPU(s): 12-23,60-71
NUMA node2 CPU(s): 24-35,72-83
NUMA node3 CPU(s): 36-47,84-95
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mttr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xttopology nonstop_tsc cpuid aperfmpfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpn rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsavect xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld arch_capabilities

/proc/cpuinfo cache data
cache size : 36608 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 48 49 50 51 52 53 54 55 56 57 58 59
node 0 size: 96285 MB
node 0 free: 95849 MB
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23 60 61 62 63 64 65 66 67 68 69 70 71
node 1 size: 96763 MB
node 1 free: 96442 MB
node 2 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 72 73 74 75 76 77 78 79 80 81 82 83
node 2 size: 96733 MB
node 2 free: 96521 MB

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Platform Notes (Continued)

```
node 3 cpus: 36 37 38 39 40 41 42 43 44 45 46 47 84 85 86 87 88 89 90 91 92 93 94 95
node 3 size: 96565 MB
```

```
node 3 free: 96356 MB
```

```
node distances:
```

node	0	1	2	3
0:	10	21	31	31
1:	21	10	31	31
2:	31	31	10	21
3:	31	31	21	10

```
From /proc/meminfo
```

MemTotal:	395621384 kB
HugePages_Total:	0
Hugepagesize:	2048 kB

```
From /etc/*release* /etc/*version*
```

```
os-release:
```

NAME=	"SLES"
VERSION=	"15-SP1"
VERSION_ID=	"15.1"
PRETTY_NAME=	"SUSE Linux Enterprise Server 15 SP1"
ID=	"sles"
ID_LIKE=	"suse"
ANSI_COLOR=	"0;32"
CPE_NAME=	"cpe:/o:suse:sles:15:sp1"

```
uname -a:
```

Linux sy480-sys1	4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)
x86_64	x86_64 x86_64 GNU/Linux

```
Kernel self-reported vulnerability status:
```

CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

```
run-level 3 Mar 4 07:52
```

```
SPEC is set to: /home/cpu2017
```

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	btrfs	371G	73G	297G	20%	/home

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Platform Notes (Continued)

From /sys/devices/virtual/dmi/id

BIOS: HPE I42 11/13/2019

Vendor: HPE

Product: Synergy 480 Gen10

Product Family: Synergy

Serial: MXQ7380505

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

=====

C | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
| 544.nab_r(base, peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

C++ | 508.namd_r(base, peak) 510.parest_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray_r(base, peak) 526.blender_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Compiler Version Notes (Continued)

=====

C++, C, Fortran | 507.cactuBSSN_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf_r(base, peak) 527.cam4_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

Same as Base Portability Flags



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

```
544.nab_r: Same as 538.imagick_r
```

C++ benchmarks:

```
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

```
510.parest_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

```
549.fotonik3d_r: Same as 503.bwaves_r
```

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.40 GHz, Intel Xeon Gold 6240R)

SPECrate®2017_fp_base = 238

SPECrate®2017_fp_peak = 257

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Mar-2020

Hardware Availability: Feb-2020

Software Availability: Jun-2019

Peak Optimization Flags (Continued)

526.blender_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html>
<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml>
<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-03-04 07:54:44-0500.

Report generated on 2020-04-02 10:20:53 by CPU2017 PDF formatter v6255.

Originally published on 2020-04-01.