



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

CPU2017 License: 006042


Test Sponsor: Netweb Pte Ltd

Tested by: Netweb

Test Date: Nov-2019

Hardware Availability: Sep-2019

Software Availability: Aug-2019



### Hardware

CPU Name: Intel Xeon Gold 6242  
 Max MHz: 3900  
 Nominal: 2800  
 Enabled: 32 cores, 2 chips, 2 threads/core  
 Orderable: 1, 2 (chip)s  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 22 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R)  
 Storage: 1 x 480 GB SSD  
 Other: None

### Software

OS: CentOS Linux release 7.7.1908 (Core)  
 3.10.0-1062.el7.x86\_64  
 Compiler: C/C++: Version 19.0.4.243 of Intel C/C++  
 Compiler Build 20190416 for Linux;  
 Fortran: Version 19.0.4.243 of Intel Fortran  
 Compiler Build 20190416 for Linux  
 Parallel: No  
 Firmware: Version 3.1a released Jun-2019  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None  
 Power Management: None



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Netweb

Test Date: Nov-2019

Hardware Availability: Sep-2019

Software Availability: Aug-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	64	1436	447	1482	433	<b>1469</b>	<b>437</b>	64	1453	442	<b>1419</b>	<b>452</b>	1415	454
507.cactuBSSN_r	64	<b>555</b>	<b>146</b>	554	146	555	146	64	555	146	553	147	<b>554</b>	<b>146</b>
508.namd_r	64	401	152	<b>402</b>	<b>151</b>	402	151	64	399	152	<b>398</b>	<b>153</b>	397	153
510.parest_r	64	1642	102	1648	102	<b>1647</b>	<b>102</b>	64	1655	101	<b>1618</b>	<b>103</b>	1603	104
511.povray_r	64	661	226	663	226	<b>661</b>	<b>226</b>	64	<b>580</b>	<b>258</b>	580	257	575	260
519.lbm_r	64	633	107	<b>634</b>	<b>106</b>	635	106	64	635	106	<b>631</b>	<b>107</b>	629	107
521.wrf_r	64	<b>748</b>	<b>192</b>	740	194	765	187	64	735	195	<b>724</b>	<b>198</b>	723	198
526.blender_r	64	<b>475</b>	<b>205</b>	476	205	474	205	64	475	205	476	205	<b>475</b>	<b>205</b>
527.cam4_r	64	512	219	521	215	<b>515</b>	<b>217</b>	64	509	220	<b>506</b>	<b>221</b>	505	222
538.imagick_r	64	336	473	335	475	<b>336</b>	<b>474</b>	64	338	471	<b>336</b>	<b>474</b>	336	474
544.nab_r	64	<b>332</b>	<b>325</b>	334	323	326	330	64	335	322	<b>334</b>	<b>322</b>	333	324
549.fotonik3d_r	64	1772	141	<b>1784</b>	<b>140</b>	1785	140	64	1785	140	1736	144	<b>1755</b>	<b>142</b>
554.roms_r	64	1214	83.7	<b>1222</b>	<b>83.2</b>	1230	82.7	64	1227	82.9	<b>1186</b>	<b>85.7</b>	1183	86.0

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

SPEC has learned that this result, which used an evaluation compiler, was submitted contrary to the compiler license terms.

Intel has granted a one-time waiver for this result.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011

running on NODE1 Tue Nov 5 11:02:16 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6242 CPU @ 2.80GHz

2 "physical id"s (chips)

64 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 16

siblings : 32

physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 64

On-line CPU(s) list: 0-63

Thread(s) per core: 2

Core(s) per socket: 16

Socket(s): 2

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Platform Notes (Continued)

```

NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 6242 CPU @ 2.80GHz
Stepping:              7
CPU MHz:               1199.877
CPU max MHz:           3900.0000
CPU min MHz:           1200.0000
BogoMIPS:              5600.00
Virtualization:       VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              22528K
NUMA node0 CPU(s):    0-15,32-47
NUMA node1 CPU(s):    16-31,48-63

```

```

Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch epb cat_l3 cdp_l3 intel_ppin
intel_pt ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt
xsavec xgetbv1 cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln
pts pku ospke avx512_vnni md_clear spec_ctrl intel_stibp flush_l1d arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 22528 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 32 33 34 35 36 37 38 39 40 41 42 43
44 45 46 47
node 0 size: 195229 MB
node 0 free: 173587 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 48 49 50 51 52 53 54 55 56
57 58 59 60 61 62 63
node 1 size: 196608 MB
node 1 free: 176524 MB
node distances:
node  0  1
 0:   10  21
 1:   21  10

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Platform Notes (Continued)

From /proc/meminfo

```
MemTotal:      394860940 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
centos-release: CentOS Linux release 7.7.1908 (Core)
centos-release-upstream: Derived from Red Hat Enterprise Linux 7.7 (Source)
os-release:
  NAME="CentOS Linux"
  VERSION="7 (Core)"
  ID="centos"
  ID_LIKE="rhel fedora"
  VERSION_ID="7"
  PRETTY_NAME="CentOS Linux 7 (Core)"
  ANSI_COLOR="0;31"
  CPE_NAME="cpe:/o:centos:centos:7"
redhat-release: CentOS Linux release 7.7.1908 (Core)
system-release: CentOS Linux release 7.7.1908 (Core)
system-release-cpe: cpe:/o:centos:centos:7
```

uname -a:

```
Linux NODE1 3.10.0-1062.el7.x86_64 #1 SMP Wed Aug 7 18:08:02 UTC 2019 x86_64 x86_64
x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2018-3620 (L1 Terminal Fault):      Not affected
Microarchitectural Data Sampling:      Not affected
CVE-2017-5754 (Meltdown):              Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):      Mitigation: Load fences, __user pointer
sanitization
CVE-2017-5715 (Spectre variant 2):      Mitigation: Full retpoline, IBPB
```

run-level 3 Nov 5 02:41

SPEC is set to: /home/cpu2017

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/mapper/centos-home xfs  392G  189G  204G  49% /home
```

From /sys/devices/virtual/dmi/id

```
BIOS:      American Megatrends Inc. 3.1a 06/11/2019
Vendor:    Tyrone Systems
Product:   X11DAi-N
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**DS400TR-54/R/T**

(2.80 GHz, Intel Xeon Gold 6242)

**SPECrate®2017\_fp\_base = 188**

**SPECrate®2017\_fp\_peak = 192**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Platform Notes (Continued)

Serial: 123456789

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

4x NO DIMM NO DIMM

12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C                | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                  | 544.nab_r(base, peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.
-----
```

```
=====
C++              | 508.namd_r(base, peak) 510.parest_r(base, peak)
-----
```

```
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.
-----
```

```
=====
C++, C          | 511.povray_r(base, peak) 526.blender_r(base, peak)
-----
```

```
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.
-----
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Compiler Version Notes (Continued)

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

ifort: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.  
-----

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
554.roms\_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

ifort: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.  
-----

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)  
-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

ifort: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.4.243 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.  
-----

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Base Compiler Invocation (Continued)

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64

507.cactuBSSN\_r: -DSPEC\_LP64

508.namd\_r: -DSPEC\_LP64

510.parest\_r: -DSPEC\_LP64

511.povray\_r: -DSPEC\_LP64

519.lbm\_r: -DSPEC\_LP64

521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian

526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char

527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG

538.imagick\_r: -DSPEC\_LP64

544.nab\_r: -DSPEC\_LP64

549.fotonik3d\_r: -DSPEC\_LP64

554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

-ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

SPECrate®2017\_fp\_base = 188

SPECrate®2017\_fp\_peak = 192

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
DS400TR-54/R/T  
(2.80 GHz, Intel Xeon Gold 6242)

**SPECrate®2017\_fp\_base = 188**

**SPECrate®2017\_fp\_peak = 192**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Netweb

**Test Date:** Nov-2019  
**Hardware Availability:** Sep-2019  
**Software Availability:** Aug-2019

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

538.imagick\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

544.nab\_r: Same as 538.imagick\_r

C++ benchmarks:

508.namd\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

510.parest\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:

503.bwaves\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nonstandard-realloc-lhs -align array32byte

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nonstandard-realloc-lhs  
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nonstandard-realloc-lhs  
-align array32byte

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

DS400TR-54/R/T

(2.80 GHz, Intel Xeon Gold 6242)

**SPECrate®2017\_fp\_base = 188**

**SPECrate®2017\_fp\_peak = 192**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

**Test Date:** Nov-2019

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

## Peak Optimization Flags (Continued)

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4
```

```
526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-15.html>

<http://www.spec.org/cpu2017/flags/Default-Platform-Flags.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-15.xml>

<http://www.spec.org/cpu2017/flags/Default-Platform-Flags.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2019-11-05 11:02:16-0500.

Report generated on 2020-10-29 14:57:44 by CPU2017 PDF formatter v6255.

Originally published on 2019-11-26.