



# SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

CPU2017 License: 9019


Test Date: May-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: Nov-2018



— SPECrate2017\_fp\_base (229)

····· SPECrate2017\_fp\_peak (235)

## Hardware

CPU Name: Intel Xeon Gold 6254  
 Max MHz.: 4000  
 Nominal: 3100  
 Enabled: 36 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 24.75 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)  
 Storage: 1 x 1.9 TB SSD SAS  
 Other: None

## Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.1.144 of Intel C/C++  
 Compiler Build 20181018 for Linux;  
 Fortran: Version 19.0.1.144 of Intel Fortran  
 Compiler Build 20181018 for Linux  
 Parallel: No  
 Firmware: Version 4.0.4c released Apr-2019  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

CPU2017 License: 9019

Test Date: May-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: Nov-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	72	<b>1417</b>	<b>510</b>	1417	510	1416	510	72	<b>1416</b>	<b>510</b>	<b>1416</b>	<b>510</b>	1416	510
507.cactuBSSN_r	72	472	193	471	194	<b>471</b>	<b>193</b>	72	473	193	471	194	<b>471</b>	<b>194</b>
508.namd_r	72	371	185	370	185	<b>371</b>	<b>185</b>	72	<b>367</b>	<b>186</b>	365	187	371	185
510.parest_r	72	1576	120	1589	119	<b>1583</b>	<b>119</b>	72	1576	119	<b>1579</b>	<b>119</b>	1581	119
511.povray_r	72	<b>585</b>	<b>287</b>	586	287	585	288	72	492	342	492	342	<b>492</b>	<b>342</b>
519.lbm_r	72	635	120	<b>635</b>	<b>120</b>	635	120	72	610	124	<b>609</b>	<b>125</b>	609	125
521.wrf_r	72	749	215	735	219	<b>739</b>	<b>218</b>	72	715	226	720	224	<b>716</b>	<b>225</b>
526.blender_r	72	405	271	<b>405</b>	<b>271</b>	406	270	72	405	270	406	270	<b>406</b>	<b>270</b>
527.cam4_r	72	476	264	478	263	<b>478</b>	<b>263</b>	72	456	276	<b>457</b>	<b>275</b>	461	273
538.imagick_r	72	<b>295</b>	<b>608</b>	295	606	293	612	72	<b>293</b>	<b>610</b>	293	612	295	607
544.nab_r	72	280	433	281	431	<b>281</b>	<b>431</b>	72	<b>279</b>	<b>434</b>	281	432	276	439
549.fotonik3d_r	72	<b>1702</b>	<b>165</b>	1704	165	1700	165	72	1707	164	<b>1705</b>	<b>165</b>	1701	165
554.roms_r	72	<b>1202</b>	<b>95.1</b>	1208	94.7	1202	95.2	72	<b>1176</b>	<b>97.3</b>	1175	97.3	1178	97.2

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

**CPU2017 License:** 9019

**Test Date:** May-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

**BIOS Settings:**

Intel HyperThreading Technology set to Enabled

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9

running on linux-4z0x Fri May 24 09:37:22 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6254 CPU @ 3.10GHz
  2 "physical id"s (chips)
  72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 18
  siblings : 36
  physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
CPU(s):               72
On-line CPU(s) list: 0-71
Thread(s) per core:  2
Core(s) per socket:  18
Socket(s):            2
NUMA node(s):         4
Vendor ID:            GenuineIntel
CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Gold 6254 CPU @ 3.10GHz
Stepping:              6
```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

SPECrate2017\_fp\_base = 229

SPECrate2017\_fp\_peak = 235

CPU2017 License: 9019

Test Date: May-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: Nov-2018

## Platform Notes (Continued)

CPU MHz: 3100.000  
CPU max MHz: 4000.0000  
CPU min MHz: 1200.0000  
BogoMIPS: 6200.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 25344K  
NUMA node0 CPU(s): 0-2,5,6,9,10,14,15,36-38,41,42,45,46,50,51  
NUMA node1 CPU(s): 3,4,7,8,11-13,16,17,39,40,43,44,47-49,52,53  
NUMA node2 CPU(s): 18-20,23,24,27,28,32,33,54-56,59,60,63,64,68,69  
NUMA node3 CPU(s): 21,22,25,26,29-31,34,35,57,58,61,62,65-67,70,71  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfmpf perf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 cdp\_13 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cq\_m\_llc cq\_m\_occu\_llc cq\_m\_mb\_m\_total cq\_m\_mb\_m\_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 25344 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)  
node 0 cpus: 0 1 2 5 6 9 10 14 15 36 37 38 41 42 45 46 50 51  
node 0 size: 192102 MB  
node 0 free: 191767 MB  
node 1 cpus: 3 4 7 8 11 12 13 16 17 39 40 43 44 47 48 49 52 53  
node 1 size: 193527 MB  
node 1 free: 193233 MB  
node 2 cpus: 18 19 20 23 24 27 28 32 33 54 55 56 59 60 63 64 68 69  
node 2 size: 193498 MB  
node 2 free: 193257 MB  
node 3 cpus: 21 22 25 26 29 30 31 34 35 57 58 61 62 65 66 67 70 71  
node 3 size: 193525 MB  
node 3 free: 193146 MB  
node distances:  
node 0 1 2 3  
0: 10 11 21 21

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

**CPU2017 License:** 9019

**Test Date:** May-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** Nov-2018

## Platform Notes (Continued)

```
1: 11 10 21 21  
2: 21 21 10 11  
3: 21 21 11 10
```

From /proc/meminfo

```
MemTotal:      791197416 kB  
HugePages_Total:        0  
Hugepagesize:     2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:  
  NAME="SLES"  
  VERSION="15"  
  VERSION_ID="15"  
  PRETTY_NAME="SUSE Linux Enterprise Server 15"  
  ID="sles"  
  ID_LIKE="suse"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:15"
```

uname -a:

```
Linux linux-4z0x 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)  
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown):          Not affected  
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization  
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,  
IBPB, IBRS_FW
```

run-level 3 May 24 09:35

SPEC is set to: /home/cpu2017

```
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sda1       xfs   891G  29G  862G  4%  /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.4.0.4c.0.0411190411 04/11/2019

Memory:

24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate2017\_fp\_base = 229

SPECrate2017\_fp\_peak = 235

Test Date: May-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

## Compiler Version Notes

=====

CC 519.lbm\_r(base) 538.imagick\_r(base, peak) 544.nab\_r(base, peak)

=====

-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

CC 519.lbm\_r(peak)

=====

-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

CXXC 508.namd\_r(base) 510.parest\_r(base, peak)

=====

-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

CXXC 508.namd\_r(peak)

=====

-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

CC 511.povray\_r(base) 526.blender\_r(base, peak)

=====

-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

CC 511.povray\_r(peak)

=====

-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

SPECrate2017\_fp\_base = 229

SPECrate2017\_fp\_peak = 235

CPU2017 License: 9019

Test Date: May-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: Nov-2018

## Compiler Version Notes (Continued)

Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

FC 507.cactuBSSN\_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

FC 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak) 554.roms\_r(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

FC 554.roms\_r(peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

CC 521.wrf\_r(base) 527.cam4\_r(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate2017\_fp\_base = 229

SPECrate2017\_fp\_peak = 235

Test Date: May-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

## Compiler Version Notes (Continued)

=====

CC 521.wrf\_r(peak) 527.cam4\_r(peak)

-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64icc -m64 -std=c11 ifort -m64

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

Test Date: May-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

## Base Portability Flags (Continued)

538.imagick\_r: -DSPEC\_LP64

544.nab\_r: -DSPEC\_LP64

549.fotonik3d\_r: -DSPEC\_LP64

554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate2017\_fp\_base = 229

SPECrate2017\_fp\_peak = 235

Test Date: May-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

538.imagick\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

544.nab\_r: Same as 538.imagick\_r

C++ benchmarks:

508.namd\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

510.parest\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:

503.bwaves\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6254,  
3.10GHz)

**SPECrate2017\_fp\_base = 229**

**SPECrate2017\_fp\_peak = 235**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

## Peak Optimization Flags (Continued)

503.bwaves\_r (continued):

```
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both C and C++:

511.povray\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

526.blender\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-05-24 00:07:22-0400.

Report generated on 2019-07-09 15:56:44 by CPU2017 PDF formatter v6067.

Originally published on 2019-07-09.