



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018



### Hardware

CPU Name: Intel Xeon Silver 4215  
 Max MHz: 3500  
 Nominal: 2500  
 Enabled: 16 cores, 2 chips  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 11 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)  
 Storage: 1 x 400 GB SATA SSD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64) 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.1.144 of Intel C/C++ Compiler Build 20181018 for Linux; Fortran: Version 19.0.1.144 of Intel Fortran Compiler Build 20181018 for Linux  
 Parallel: Yes  
 Firmware: Version 4.0.2.193 released Dec-2018  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: --



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Apr-2019  
Hardware Availability: Apr-2019  
Software Availability: Nov-2018

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	16	300	5.91	<b><u>301</u></b>	<b><u>5.90</u></b>	301	5.90							
602.gcc_s	16	<b><u>473</u></b>	<b><u>8.42</u></b>	473	8.41	473	8.42							
605.mcf_s	16	<b><u>410</u></b>	<b><u>11.5</u></b>	410	11.5	409	11.6							
620.omnetpp_s	16	301	5.41	<b><u>304</u></b>	<b><u>5.37</u></b>	304	5.36							
623.xalancbmk_s	16	125	11.3	127	11.2	<b><u>126</u></b>	<b><u>11.3</u></b>							
625.x264_s	16	142	12.4	<b><u>142</u></b>	<b><u>12.4</u></b>	142	12.4							
631.deepsjeng_s	16	<b><u>287</u></b>	<b><u>4.99</u></b>	287	5.00	287	4.99							
641.leela_s	16	<b><u>397</u></b>	<b><u>4.29</u></b>	397	4.29	397	4.29							
648.exchange2_s	16	232	12.7	233	12.6	<b><u>232</u></b>	<b><u>12.7</u></b>							
657.xz_s	16	<b><u>339</u></b>	<b><u>18.2</u></b>	339	18.2	341	18.1							

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled  
 CPU performance set to Enterprise  
 Power Performance Tuning set to OS Controls  
 SNC set to Disabled  
 IMC Interleaving set to Auto  
 Patrol Scrub set to Disabled  
 Sysinfo program /home/cpu2017/bin/sysinfo  
 Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9  
 running on linux-jimm Mon Apr 29 00:34:43 2019

SUT (System Under Test) info as seen by some common utilities.  
 For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

### From /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) Silver 4215 CPU @ 2.50GHz
 2 "physical id"s (chips)
 16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores      : 8
siblings       : 8
physical 0:    : cores 0 1 2 3 4 5 6 7
physical 1:    : cores 0 1 2 3 4 5 6 7
```

### From lscpu:

```
Architecture:      x86_64
CPU op-mode(s):    32-bit, 64-bit
Byte Order:        Little Endian
CPU(s):            16
On-line CPU(s) list: 0-15
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s):         2
NUMA node(s):     2
Vendor ID:         GenuineIntel
CPU family:        6
Model:            85
Model name:        Intel(R) Xeon(R) Silver 4215 CPU @ 2.50GHz
Stepping:         6
CPU MHz:          2500.000
CPU max MHz:      3500.0000
CPU min MHz:      1000.0000
BogoMIPS:         5000.00
Virtualization:    VT-x
L1d cache:        32K
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

### Platform Notes (Continued)

```

L1i cache:          32K
L2 cache:           1024K
L3 cache:           11264K
NUMA node0 CPU(s): 0-7
NUMA node1 CPU(s): 8-15
Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmil hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
ospke avx512_vnni arch_capabilities ssbd

```

```

/proc/cpuinfo cache data
cache size : 11264 KB

```

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

```

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7
node 0 size: 385610 MB
node 0 free: 384394 MB
node 1 cpus: 8 9 10 11 12 13 14 15
node 1 size: 387058 MB
node 1 free: 382989 MB
node distances:
node 0 1
0: 10 21
1: 21 10

```

```

From /proc/meminfo
MemTotal:          791212920 kB
HugePages_Total:      0
Hugepagesize:       2048 kB

```

```

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

### Platform Notes (Continued)

```
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:
Linux linux-jimm 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW
```

```
run-level 3 Apr 28 21:48
```

```
SPEC is set to: /home/cpu2017
Filesystem      Type      Size      Used Avail Use% Mounted on
/dev/sda4       btrfs    370G      9.7G  359G   3% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. C220M5.4.0.2.193.1203182037 12/03/2018
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400
```

(End of data from sysinfo program)

### Compiler Version Notes

```
=====
C          | 600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base)
          | 625.x264_s(base) 657.xz_s(base)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.1.144 Build 20181018
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
C++       | 620.omnetpp_s(base) 623.xalancbmk_s(base) 631.deepsjeng_s(base)
          | 641.leela_s(base)
-----
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Nov-2018

## Compiler Version Notes (Continued)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----  
Fortran | 648.exchange2\_s(base)

-----  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64  
623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX  
625.x264\_s: -DSPEC\_LP64  
631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Silver 4215, 2.50GHz)

SPECspeed®2017\_int\_base = 8.57

SPECspeed®2017\_int\_peak = Not Run

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Nov-2018

## Base Optimization Flags (Continued)

C benchmarks (continued):

```
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64
-lqkmalloc
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revI.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revI.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.5 on 2019-04-29 06:04:42-0400.  
Report generated on 2020-08-04 20:01:27 by CPU2017 PDF formatter v6255.  
Originally published on 2019-05-14.