



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019


Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018



— SPECrate®2017_int_base (167)

----- SPECrate®2017_int_peak (177)

Hardware

CPU Name: Intel Xeon Gold 6128
 Max MHz: 3700
 Nominal: 3400
 Enabled: 24 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 19.25 MB I+D on chip per chip
 Other: None
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 1 TB HDD, 7.2K RPM
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
 4.4.120-92.70-default
 Compiler: C/C++: Version 19.0.0.117 of Intel C/C++
 Compiler for Linux;
 Fortran: Version 19.0.0.117 of Intel Fortran
 Compiler for Linux
 Parallel: No
 Firmware: Version 3.1.3e released Jun-2018
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: --



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	617	124	613	125	607	126	48	508	150	508	150	510	150
502.gcc_r	48	473	144	475	143	474	143	48	398	171	400	170	399	170
505.mcf_r	48	384	202	381	204	381	204	48	381	204	381	204	381	204
520.omnetpp_r	48	654	96.4	655	96.2	653	96.5	48	652	96.6	655	96.1	654	96.3
523.xalancbmk_r	48	280	181	281	181	278	182	48	235	216	235	216	234	216
525.x264_r	48	234	359	234	359	234	359	48	224	375	224	375	224	375
531.deepsjeng_r	48	373	147	372	148	373	148	48	378	145	379	145	380	145
541.leela_r	48	579	137	575	138	578	137	48	574	138	577	138	575	138
548.exchange2_r	48	400	314	401	314	400	315	48	400	314	400	314	401	314
557.xz_r	48	447	116	449	116	447	116	48	448	116	447	116	448	116

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

General Notes (Continued)

```
jemalloc: configured and built at default for  
32bit (i686) and 64bit (x86_64) targets;  
jemalloc: built with the RedHat Enterprise 7.4,  
and the system compiler gcc 4.8.5;  
jemalloc: sources available from jemalloc.net or  
https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-e8np Tue Jan 29 11:24:11 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6128 CPU @ 3.40GHz

4 "physical id"s (chips)

48 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 6

siblings : 12

physical 0: cores 0 6 9 10 11 13

physical 1: cores 0 6 9 10 11 13

physical 2: cores 0 3 4 9 12 14

physical 3: cores 0 6 9 10 11 13

From lscpu:

Architecture: x86_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 48

On-line CPU(s) list: 0-47

Thread(s) per core: 2

Core(s) per socket: 6

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECCrate®2017_int_base = 167

SPECCrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Platform Notes (Continued)

Socket(s): 4
NUMA node(s): 8
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6128 CPU @ 3.40GHz
Stepping: 4
CPU MHz: 3634.838
CPU max MHz: 3700.0000
CPU min MHz: 1200.0000
BogoMIPS: 6792.73
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 19712K
NUMA node0 CPU(s): 0,2,3,24,26,27
NUMA node1 CPU(s): 1,4,5,25,28,29
NUMA node2 CPU(s): 6,8,9,30,32,33
NUMA node3 CPU(s): 7,10,11,31,34,35
NUMA node4 CPU(s): 12,13,15,36,37,39
NUMA node5 CPU(s): 14,16,17,38,40,41
NUMA node6 CPU(s): 18,20,21,42,44,45
NUMA node7 CPU(s): 19,22,23,43,46,47
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movebe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

/proc/cpuinfo cache data
cache size : 19712 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)
node 0 cpus: 0 2 3 24 26 27
node 0 size: 192095 MB
node 0 free: 190545 MB
node 1 cpus: 1 4 5 25 28 29
node 1 size: 193528 MB
node 1 free: 191944 MB

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Platform Notes (Continued)

```
node 2 cpus: 6 8 9 30 32 33
node 2 size: 193528 MB
node 2 free: 191992 MB
node 3 cpus: 7 10 11 31 34 35
node 3 size: 193528 MB
node 3 free: 192064 MB
node 4 cpus: 12 13 15 36 37 39
node 4 size: 193528 MB
node 4 free: 192055 MB
node 5 cpus: 14 16 17 38 40 41
node 5 size: 193528 MB
node 5 free: 192062 MB
node 6 cpus: 18 20 21 42 44 45
node 6 size: 193528 MB
node 6 free: 192063 MB
node 7 cpus: 19 22 23 43 46 47
node 7 size: 193525 MB
node 7 free: 192051 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10  11  21  21  21  21  21  21
  1: 11  10  21  21  21  21  21  21
  2: 21  21  10  11  21  21  21  21
  3: 21  21  11  10  21  21  21  21
  4: 21  21  21  21  10  11  21  21
  5: 21  21  21  21  11  10  21  21
  6: 21  21  21  21  21  21  10  11
  7: 21  21  21  21  21  21  11  10
```

```
From /proc/meminfo
MemTotal:      1583914856 kB
HugePages_Total:        0
Hugepagesize:     2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Platform Notes (Continued)

```
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
```

```
Linux linux-e8np 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 28 23:42
```

```
SPEC is set to: /home/cpu2017
```

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	894G	121G	774G	14%	/

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018
```

```
Memory:
```

```
48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====
C      | 502.gcc_r(peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
C      | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
      | 525.x264_r(base, peak) 557.xz_r(base, peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
C      | 502.gcc_r(peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Compiler Version Notes (Continued)

19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++ | 523.xalancbmk_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++ | 523.xalancbmk_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

Test Date: Jan-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Compiler Version Notes (Continued)

=====
Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-fopt-mem-layout-trans=3 -L/usr/local/jetson-tx2/lib -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-fopt-mem-layout-trans=3 -L/usr/local/jetson-tx2/lib -ljemalloc

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Base Optimization Flags (Continued)

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64 -std=c11
```

```
502.gcc_r: icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.0.117/linux/compiler/lib/ia32_lin
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.0.117/linux/compiler/lib/ia32_lin
```

Fortran benchmarks:

```
ifort -m64
```

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

Peak Optimization Flags (Continued)

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib
-ljemalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/usr/local/je5.0.1-64/lib -ljemalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.html>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.xml>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128,
3.40 GHz)

SPECrate®2017_int_base = 167

SPECrate®2017_int_peak = 177

CPU2017 License: 9019

Test Date: Jan-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2019-01-29 11:24:11-0500.

Report generated on 2020-07-01 13:41:15 by CPU2017 PDF formatter v6255.

Originally published on 2019-02-19.