



# SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp®\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019


**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017



### Hardware

CPU Name: Intel Xeon Gold 6152  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz  
 CPU MHz: 2100  
 FPU: Integrated  
 CPU(s) enabled: 88 cores, 4 chips, 22 cores/chip, 2 threads/core  
 CPU(s) orderable: 2,4 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 1 MB I+D on chip per core

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.21-69-default  
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 17.0.3.191 of Intel Fortran  
 Compiler for Linux  
 Auto Parallel: Yes  
 File System: xfs  
 System State: Run level 3 (multi-user)

Continued on next page

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

L3 Cache: 30.25 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
 Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM  
 Other Hardware: None

Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	176	<u>1133</u>	<u>2110</u>	1132	2110	1137	2100	176	1137	2100	<u>1136</u>	<u>2110</u>	1130	2120
416.gamess	176	1033	3330	<u>1034</u>	<u>3330</u>	1035	3330	176	1005	3430	<u>1002</u>	<u>3440</u>	1002	3440
433.milc	176	<u>774</u>	<u>2090</u>	772	2090	775	2080	176	<u>774</u>	<u>2090</u>	772	2090	775	2080
434.zeusmp	176	<u>458</u>	<u>3500</u>	459	3490	455	3520	176	<u>458</u>	<u>3500</u>	459	3490	455	3520
435.gromacs	176	<u>307</u>	<u>4100</u>	306	4100	309	4070	176	305	4120	303	4150	<u>303</u>	<u>4140</u>
436.cactusADM	176	541	3890	<u>541</u>	<u>3890</u>	542	3880	176	541	3890	<u>541</u>	<u>3890</u>	542	3880
437.leslie3d	176	1054	1570	<u>1055</u>	<u>1570</u>	1058	1560	176	1057	1560	<u>1058</u>	<u>1560</u>	1061	1560
444.namd	176	517	2730	<u>517</u>	<u>2730</u>	519	2720	176	509	2770	508	2780	<u>509</u>	<u>2770</u>
447.dealII	176	386	5220	389	5170	<u>389</u>	<u>5170</u>	176	386	5220	389	5170	<u>389</u>	<u>5170</u>
450.soplex	176	917	1600	<u>916</u>	<u>1600</u>	916	1600	176	869	1690	871	1680	<u>870</u>	<u>1690</u>
453.povray	176	<u>209</u>	<u>4490</u>	208	4500	209	4480	176	177	5280	178	5260	<u>178</u>	<u>5270</u>
454.calculix	176	289	5030	<u>289</u>	<u>5020</u>	289	5020	176	289	5030	<u>289</u>	<u>5020</u>	289	5020
459.GemsFDTD	176	1273	1470	<u>1273</u>	<u>1470</u>	1273	1470	176	1272	1470	1273	1470	<u>1273</u>	<u>1470</u>
465.tonto	176	<u>530</u>	<u>3260</u>	534	3240	530	3270	176	511	3390	512	3380	<u>511</u>	<u>3390</u>
470.lbm	176	826	2930	<u>828</u>	<u>2920</u>	828	2920	176	826	2930	<u>828</u>	<u>2920</u>	828	2920
481.wrf	176	<u>762</u>	<u>2580</u>	765	2570	760	2590	176	<u>762</u>	<u>2580</u>	765	2570	760	2590
482.sphinx3	176	1240	2770	<u>1241</u>	<u>2760</u>	1242	2760	176	1240	2770	<u>1241</u>	<u>2760</u>	1242	2760

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
 Intel HyperThreading Technology set to Enabled  
 CPU performance set to Enterprise

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Platform Notes (Continued)

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-vb5q Fri Nov 24 17:37:01 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6152 CPU @ 2.10GHz
        4 "physical id"s (chips)
        176 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 22
siblings : 44
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27
28
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27
28
physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27
28
physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27
28
cache size : 30976 KB
```

```
From /proc/meminfo
MemTotal:      791027536 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
        SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
        NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Platform Notes (Continued)

```
uname -a:  
Linux linux-vb5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016  
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 1 11:37
```

```
SPEC is set to: //opt/cpu2006-1.2  
Filesystem      Type  Size  Used  Avail Use% Mounted on  
/dev/sdal      xfs   280G  105G  176G  38% /  
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.2a.0.0919171641 09/19/2017

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "//opt/cpu2006-1.2/lib/ia32://opt/cpu2006-1.2/lib/intel64://opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Base Portability Flags

```
410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
  433.milc: -DSPEC_CPU_LP64
  434.zeusmp: -DSPEC_CPU_LP64
  435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
  437.leslie3d: -DSPEC_CPU_LP64
    444.namd: -DSPEC_CPU_LP64
    447.dealII: -DSPEC_CPU_LP64
    450.soplex: -DSPEC_CPU_LP64
    453.povray: -DSPEC_CPU_LP64
  454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
  465.tonto: -DSPEC_CPU_LP64
  470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Peak Compiler Invocation (Continued)

C++ benchmarks (except as noted below):

icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Peak Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
    444.namd: -DSPEC_CPU_LP64
    447.dealII: -DSPEC_CPU_LP64
450.soplex: -D_FILE_OFFSET_BITS=64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
        481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

```

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
    -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -fno-alias -auto-ilp32
    -qopt-mem-layout-trans=3

```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Optimization Flags (Continued)

447.dealII: basepeak = yes

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-malloc-options=3  
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6152,  
2.10 GHz)

**SPECfp\_rate2006 = 2930**

**SPECfp\_rate\_base2006 = 2880**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Dec 27 12:04:48 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 26 December 2017.