



# SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp<sup>®</sup>\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017



**SPECfp\_rate\_base2006 = 1720**

**SPECfp\_rate2006 = 1750**

### Hardware

CPU Name: Intel Xeon Gold 5115  
CPU Characteristics: Intel Turbo Boost Technology up to 3.20 GHz  
CPU MHz: 2400  
FPU: Integrated  
CPU(s) enabled: 40 cores, 4 chips, 10 cores/chip, 2 threads/core  
CPU(s) orderable: 2,4 chips  
Primary Cache: 32 KB I + 32 KB D on chip per core  
Secondary Cache: 1 MB I+D on chip per core

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
4.4.21-69-default  
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;  
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux  
Auto Parallel: Yes  
File System: xfs  
System State: Run level 3 (multi-user)

*Continued on next page*

*Continued on next page*



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

L3 Cache: 13.75 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R,  
 running at 2400)  
 Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM  
 Other Hardware: None

Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	80	709	1530	709	1530	<b>709</b>	<b>1530</b>	80	709	1530	<b>709</b>	<b>1530</b>	708	1530
416.gamess	80	<b>982</b>	<b>1600</b>	981	1600	982	1590	80	<b>949</b>	<b>1650</b>	949	1650	949	1650
433.milc	80	465	1580	<b>465</b>	<b>1580</b>	466	1580	80	465	1580	<b>465</b>	<b>1580</b>	466	1580
434.zeusmp	80	336	2170	339	2150	<b>337</b>	<b>2160</b>	80	336	2170	339	2150	<b>337</b>	<b>2160</b>
435.gromacs	80	<b>295</b>	<b>1930</b>	297	1920	295	1940	80	295	1940	<b>295</b>	<b>1940</b>	294	1940
436.cactusADM	80	421	2270	<b>422</b>	<b>2270</b>	424	2260	80	421	2270	<b>422</b>	<b>2270</b>	424	2260
437.leslie3d	80	666	1130	662	1140	<b>663</b>	<b>1130</b>	80	659	1140	665	1130	<b>660</b>	<b>1140</b>
444.namd	80	<b>487</b>	<b>1320</b>	490	1310	486	1320	80	480	1340	479	1340	<b>480</b>	<b>1340</b>
447.dealII	80	<b>359</b>	<b>2550</b>	360	2540	358	2560	80	<b>359</b>	<b>2550</b>	360	2540	358	2560
450.soplex	80	598	1120	597	1120	<b>597</b>	<b>1120</b>	80	567	1180	<b>569</b>	<b>1170</b>	569	1170
453.povray	80	195	2180	193	2200	<b>194</b>	<b>2200</b>	80	<b>165</b>	<b>2570</b>	165	2580	166	2570
454.calculix	80	<b>269</b>	<b>2450</b>	270	2440	268	2460	80	<b>269</b>	<b>2450</b>	270	2440	268	2460
459.GemsFDTD	80	794	1070	795	1070	<b>794</b>	<b>1070</b>	80	793	1070	795	1070	<b>794</b>	<b>1070</b>
465.tonto	80	<b>449</b>	<b>1750</b>	451	1750	449	1750	80	430	1830	<b>431</b>	<b>1820</b>	434	1810
470.lbm	80	529	2080	<b>529</b>	<b>2080</b>	530	2080	80	529	2080	<b>529</b>	<b>2080</b>	530	2080
481.wrf	80	<b>472</b>	<b>1890</b>	467	1910	474	1880	80	<b>472</b>	<b>1890</b>	467	1910	474	1880
482.sphinx3	80	1001	1560	<b>1001</b>	<b>1560</b>	1001	1560	80	1001	1560	<b>1001</b>	<b>1560</b>	1001	1560

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993  
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  
running on linux-vb5q Sun Jan 3 01:36:15 2010

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 5115 CPU @ 2.40GHz  
 4 "physical id"s (chips)  
 80 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
 cpu cores : 10  
 siblings : 20  
 physical 0: cores 0 1 2 3 4 8 9 10 11 12  
 physical 1: cores 0 1 2 3 4 8 9 10 11 12  
 physical 2: cores 0 1 2 3 4 8 9 10 11 12  
 physical 3: cores 0 1 2 3 4 8 9 10 11 12  
cache size : 14080 KB

From /proc/meminfo  
MemTotal: 791804484 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*  
SuSE-release:  
 SUSE Linux Enterprise Server 12 (x86\_64)  
 VERSION = 12  
 PATCHLEVEL = 2  
 # This file is deprecated and will be removed in a future service pack or release.  
 # Please check /etc/os-release for details about this release.  
os-release:  
 NAME="SLES"  
 VERSION="12-SP2"  
 VERSION\_ID="12.2"  
 PRETTY\_NAME="SUSE Linux Enterprise Server 12 SP2"  
 ID="sles"  
 ANSI\_COLOR="0;32"  
 CPE\_NAME="cpe:/o:suse:sles:12:sp2"

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Platform Notes (Continued)

```
uname -a:  
Linux linux-vb5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016  
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 2 15:32
```

```
SPEC is set to: /opt/cpu2006-1.2  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sdal       xfs   280G   24G  256G   9% /
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.2a.0.0919171641 09/19/2017

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/lib/ia32:/opt/cpu2006-1.2/lib/intel64:/opt/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run  
runspec command invoked through numactl i.e.:  
numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Base Portability Flags

```
410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
    444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Peak Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
    437.leslie3d: -DSPEC_CPU_LP64
        444.namd: -DSPEC_CPU_LP64
        447.dealII: -DSPEC_CPU_LP64
    450.soplex: -D_FILE_OFFSET_BITS=64
    453.povray: -DSPEC_CPU_LP64
    454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

```

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
    -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -fno-alias -auto-ilp32
    -qopt-mem-layout-trans=3

```

447.dealII: basepeak = yes

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

## Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -qopt-malloc-options=3  
 -qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
 -qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32  
 -qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 5115,  
2.40 GHz)

**SPECfp\_rate2006 = 1750**

**SPECfp\_rate\_base2006 = 1720**

**CPU2006 license:** 9019

**Test date:** Nov-2017

**Test sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Mon Dec 11 11:12:25 2017 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 9 December 2017.