



# SPEC® CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

**SPECfp®\_rate2006 = NC**

**SPECfp\_rate\_base2006 = NC**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

Copies
410.bwaves
416.gamess
433.milc
434.zeusmp
435.gromacs
436.cactusADM
437.leslie3d
444.namd
447.dealII
450.soplex
453.povray
454.calculix
459.GemsFDTD
465.tonto
470.lbm
481.wrf
482.sphinx3



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

**SPECfp\_rate2006 = 10**

**SPECfp\_rate\_base2006 = NC**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

Hardware		Software	
CPU Name:	Intel Xeon E7-4809 v2	Operating System:	Red Hat Enterprise Linux Server release 6.4 (Santiago) 2.6.32-358.el6.x86_64
CPU Characteristics:	1900	Compiler:	C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux; Fortran: Version 14.0.0.080 of Intel Fortran Studio XE for Linux
CPU MHz:	Integrated	Auto Parallel:	No
FPU:	24 cores, 4 chips, 6 cores/chip, 2 threads/core	File System:	ext4
CPU(s) enabled:	1,2,3,4 Chips	System State:	Run level 3 (multi-user)
CPU(s) orderable:	32 KB I + 32 KB D on chip per core	Base Pointers:	32/64-bit
Primary Cache:	256 KB I+D on chip per core	Peak Pointers:	32/64-bit
Secondary Cache:	12 MB I+D on chip per chip	Other Software:	None
L3 Cache:	None		
Other Cache:			
Memory:	512 GB (64 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz and L11)		
Disk Subsystem:	1 x 300 GB SAS SATA 15K RPM		
Other Hardware:	None		



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

**SPECfp\_rate2006 = NC**

**SPECfp\_rate\_base2006 = NC**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

**Results Table**

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
416.gamess	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
433.milc	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
434.zeusmp	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
435.gromacs	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
436.cactusADM	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
437.leslie3d	48	NC	NC	NC	NC	NC	NC	24	NC	NC	NC	NC	NC	NC	NC	NC
444.namd	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
447.dealII	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
450.soplex	48	NC	NC	NC	NC	NC	NC	24	NC	NC	NC	NC	NC	NC	NC	NC
453.povray	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
454.calculix	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
459.GemsFDTD	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
465.tonto	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
470.lbm	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
481.wrf	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC
482.sphinx3	48	NC	NC	NC	NC	NC	NC	48	NC	NC	NC	NC	NC	NC	NC	NC

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

~~SPECfp\_rate2006 = 10~~

~~SPECfp\_rate\_base2006 = NC~~

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

## Platform Notes

CPU performance set to HPC  
Power Technology set to Custom  
CPU Power State C6 set to Enabled  
CPU Power State C1 Enhanced set to Disabled  
Package C State Limit set to C0/C1 State  
Energy Performance policy set to Performance  
Memory RAS configuration set to Maximum Performance  
DRAM Clock Throttling Set to Performance  
LV DDR Mode set to Performance-mode  
DRAM Refresh Rate Set to 1x  
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818  
\$Rev: 6818 \$ \$Date:: 2012-01-17 #\\$ e86d102572650a6e4d596a3cee98f191  
running on msc-sbrhel Fri Mar 22 09:21:40 2014

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) CPU E7-4809 v2 @ 1.90GHz  
 4 "physical id's (chips)  
 48 "processors"  
cores, siblings [Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.]  
cpu cores : 6  
siblings : 12  
physical 0: cores 0 1 2 3 4 5  
physical 1: cores 0 1 2 3 4 5  
physical 2: cores 0 1 2 3 4 5  
physical 3: cores 0 1 2 3 4 5  
cache size : 12288 KB

From /proc/meminfo  
MemTotal: 529143500 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

/usr/bin/lsb\_release -d  
Red Hat Enterprise Linux Server release 6.4 (Santiago)

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

**SPECfp\_rate2006 =**

**SPECfp\_rate\_base2006 =**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

## Platform Notes (Continued)

```
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux msc-sbrhel 2.6.32-358.16.x_6_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 May 1 14:51

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used  Avail Use% Mounted on
/dev/sdal      ext4  275G   249G    5%  /

Additional information from dmidecode:
BIOS Cisco Systems, Inc. C460M4.1.5.5.13.012720142211 01/27/2014
Memory:
  64x 8 GB
  64x 0xCE00 M39 1K70QB 1K0 8 GB 1333 MHz 2 rank
  32x NO DIMM NO DQM

(End of data from lvsinfo program)
```

## General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/lib32:/opt/cpu2006-1.2/lib64:/opt/cpu2006-1.2/sh"
```

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

Submitted\_by: "Sheshgiri I (shei)" <shei@cisco.com>

Submitted: Wed May 28 03:16:44 EDT 2014

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

~~SPECfp\_rate2006 = NC~~

~~SPECfp\_rate\_base2006 = NC~~

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

## General Notes (Continued)

Submission: cpu2006-20140505-29491.sub

## Base Compiler Invocation

C benchmarks:  
  `icc -m64`

C++ benchmarks:  
  `icpc -m64`

Fortran benchmarks:  
  `ifort -m64`

Benchmarks using both Fortran and C:  
  `icc -m64 ifort -m64`

## Base Portability Flags

410.bwaves: ~~-DSPEC\_CPU\_LP64~~  
416.gamess: ~~-DSPEC\_CPU\_LP64~~  
433.milc: ~~-DSPEC\_CPU\_LP64~~  
435.zeusmp: ~~-DSPEC\_CPU\_LP64~~  
435.grmacs: ~~-DSPEC\_CPU\_LP64~~ ~~-nofor\_main~~  
436.cactusADM: ~~-DSPEC\_CPU\_LP64~~ ~~-nofor\_main~~  
437.leslie3d: ~~-DSPEC\_CPU\_LP64~~  
  ~~-DSPEC\_CPU\_LP64~~  
447.dealII: ~~-DSPEC\_CPU\_LP64~~  
450.soplex: ~~-DSPEC\_CPU\_LP64~~  
453.povray: ~~-DSPEC\_CPU\_LP64~~  
454.caillix: ~~-DSPEC\_CPU\_LP64~~ ~~-nofor\_main~~  
459.GemsDTD: ~~-DSPEC\_CPU\_LP64~~  
465.tonto: ~~-DSPEC\_CPU\_LP64~~  
470.lbm: ~~-DSPEC\_CPU\_LP64~~  
481.wrf: ~~-DSPEC\_CPU\_LP64~~ ~~-DSPEC\_CPU\_CASE\_FLAG~~ ~~-DSPEC\_CPU\_LINUX~~  
482.sphinx3: ~~-DSPEC\_CPU\_LP64~~



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

~~Specified~~ SPECfp\_rate2006 = 10

~~Specified~~ SPECfp\_rate\_base2006 = NC

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

## Base Optimization Flags

C benchmarks:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch -auto-p32 -ansi-alias  
-opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xAVX -ipo -O3 -no-prec-div -opt-refetch -auto-p32 -ansi-alias  
-opt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch
```

Benchmarks using both Fortran and C:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch -auto-p32 -ansi-alias  
-opt-mem-layout-trans=3
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

```
482_sphinx3/icc -m32
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
452_tiny/icc -m32
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
icc -m64 ifort -m64
```



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

~~Specfp\_rate2006 = NC~~

~~Specfp\_rate\_base2006 = NC~~

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

## Peak Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64  
416.gamess: -DSPEC\_CPU\_LP64  
433.milc: -DSPEC\_CPU\_LP64  
434.zeusmp: -DSPEC\_CPU\_LP64  
435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main  
436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main  
437.leslie3d: -DSPEC\_CPU\_LP64  
444.namd: -DSPEC\_CPU\_LP64  
447.dealII: -DSPEC\_CPU\_LP64  
453.povray: -DSPEC\_CPU\_LP64  
454.calculix: -DSPEC\_CPU\_LP64 -nofor\_main  
459.GemsFDTD: -DSPEC\_CPU\_LP64  
465.tonto: -DSPEC\_CPU\_LP64  
470.lbm: -DSPEC\_CPU\_LP64  
481.wrf: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_CASE\_FLAG -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

433.milc: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)  
-prof-use(pass 2) -auto-ilp32

470.lbm: basepeak = yes

482.sphinx3: -xAVX -ipo -O3 -no-prec-div -opt-mem-layout-trans=3  
-unroll2

C++ benchmarks:

444.namd: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)  
-prof-use(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

~~SPECfp\_rate2006 = NC~~

~~SPECfp\_rate\_base2006 = NC~~

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

## Peak Optimization Flags (Continued)

450.soplex: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)  
-prof-use(pass 2) -opt-malloc-options=3

453.povray: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)  
-prof-use(pass 2) -unroll14 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes

416.gamess: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -prof-use(pass 2) -unroll12  
-inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: -xAVX -ipo -O3 -no-prec-div -opt-prefetch

459.GemsFDTD: basepeak = yes

465.tonto: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -prof-use(pass 2) -unroll14 -auto  
-inline-calloc -opt-malloc-options=3

Benchmarks using both Fortran and C:

455.gromacs: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)  
-prof-use(pass 2) -opt-prefetch -auto-ilp32

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: -xAVX -ipo -O3 -no-prec-div -auto-ilp32



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4809 v2, 1.90 GHz)

**SPECfp\_rate2006 =**

**SPECfp\_rate\_base2006 =** NC

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Apr-2014

Software Availability: Sep-2013

**SPEC has determined that this result is not in compliance with the SPEC CPU2006 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a BIOS which included a version of the Intel MRC (Memory Reference Code) that is not supported by Cisco or Intel.**

The flags files that were used to format this result can be browsed at:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags source by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Fri Sep 19 15:51:24 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 9 June 2014.