



# SPEC® CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp<sup>®</sup>\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Oct-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013



**SPECfp\_rate\_base2006 = 546**

**SPECfp\_rate2006 = 556**

### Hardware

CPU Name: Intel Xeon E5-2650 v2  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.40 GHz  
 CPU MHz: 2600  
 FPU: Integrated  
 CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 256 KB I+D on chip per core

### Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)  
 Compiler: 2.6.32-358.el6.x86\_64  
 C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux;  
 Fortran: Version 14.0.0.080 of Intel Fortran Studio XE for Linux  
 Auto Parallel: No  
 File System: ext4

*Continued on next page*

*Continued on next page*



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019

**Test date:** Oct-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Sep-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013

L3 Cache: 20 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 128 GB (16 x 8 GB 2Rx4 PC3-14900R-11, ECC)  
 Disk Subsystem: 1 X 600GB SAS, 15K RPM  
 Other Hardware: None

System State: Run level 3 (multi-user)  
 Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	32	867	501	<b><u>868</u></b>	<b><u>501</u></b>	872	499	32	867	501	<b><u>868</u></b>	<b><u>501</u></b>	872	499
416.gamess	32	1170	535	1168	537	<b><u>1169</u></b>	<b><u>536</u></b>	32	1150	545	<b><u>1149</u></b>	<b><u>545</u></b>	1148	546
433.milc	32	616	477	<b><u>616</u></b>	<b><u>477</u></b>	616	477	32	616	477	616	477	<b><u>616</u></b>	<b><u>477</u></b>
434.zeusmp	32	470	620	467	624	<b><u>468</u></b>	<b><u>622</u></b>	32	470	620	467	624	<b><u>468</u></b>	<b><u>622</u></b>
435.gromacs	32	343	667	345	662	<b><u>344</u></b>	<b><u>664</u></b>	32	339	674	338	675	<b><u>339</u></b>	<b><u>674</u></b>
436.cactusADM	32	<b><u>571</u></b>	<b><u>670</u></b>	568	674	593	645	32	<b><u>571</u></b>	<b><u>670</u></b>	568	674	593	645
437.leslie3d	32	<b><u>919</u></b>	<b><u>327</u></b>	919	327	921	327	16	417	360	<b><u>417</u></b>	<b><u>361</u></b>	417	361
444.namd	32	<b><u>610</u></b>	<b><u>421</u></b>	616	417	610	421	32	612	420	<b><u>609</u></b>	<b><u>422</u></b>	606	424
447.dealII	32	388	943	390	938	<b><u>390</u></b>	<b><u>940</u></b>	32	388	943	390	938	<b><u>390</u></b>	<b><u>940</u></b>
450.soplex	32	<b><u>777</u></b>	<b><u>343</u></b>	778	343	777	344	16	<b><u>360</u></b>	<b><u>371</u></b>	358	373	360	371
453.povray	32	232	733	230	739	<b><u>230</u></b>	<b><u>739</u></b>	32	200	851	<b><u>200</u></b>	<b><u>851</u></b>	201	848
454.calculix	32	326	809	327	808	<b><u>326</u></b>	<b><u>809</u></b>	32	326	809	327	808	<b><u>326</u></b>	<b><u>809</u></b>
459.GemsFDTD	32	1112	305	<b><u>1109</u></b>	<b><u>306</u></b>	1108	306	32	1112	305	<b><u>1109</u></b>	<b><u>306</u></b>	1108	306
465.tonto	32	526	598	528	596	<b><u>528</u></b>	<b><u>596</u></b>	32	504	624	506	622	<b><u>506</u></b>	<b><u>622</u></b>
470.lbm	32	738	596	<b><u>738</u></b>	<b><u>596</u></b>	740	594	32	738	596	<b><u>738</u></b>	<b><u>596</u></b>	740	594
481.wrf	32	616	581	<b><u>614</u></b>	<b><u>582</u></b>	611	585	32	<b><u>608</u></b>	<b><u>588</u></b>	607	589	608	587
482.sphinx3	32	1102	566	<b><u>1099</u></b>	<b><u>568</u></b>	1097	569	32	<b><u>1186</u></b>	<b><u>526</u></b>	1172	532	1186	526

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
 Intel HT Technology = Enabled  
 CPU performance set to HPC

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019

**Test date:** Oct-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Sep-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013

## Platform Notes (Continued)

Power Technology set to Custom  
CPU Power State C6 set to Enabled  
CPU Power State C1 Enhanced set to Disabled  
Energy Performance policy set to Performance  
Memory RAS configuration set to Maximum Performance  
DRAM Clock Throttling Set to Performance  
LV DDR Mode set to Performance-mode  
DRAM Refresh Rate Set to 1x  
Intel HT Technology = Enable  
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818  
\$Rev: 6818 \$ \$Date::: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191  
running on localhost.localdomain Sun Oct 6 10:36:13 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:  
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz  
2 "physical id"s (chips)  
32 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 8  
siblings : 16  
physical 0: cores 0 1 2 3 4 5 6 7  
physical 1: cores 0 1 2 3 4 5 6 7  
cache size : 20480 KB

From /proc/meminfo  
MemTotal: 132087400 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

/usr/bin/lsb\_release -d  
Red Hat Enterprise Linux Server release 6.4 (Santiago)

From /etc/\*release\* /etc/\*version\*  
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)  
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)  
system-release-cpe: cpe:/o:redhat:enterprise\_linux:6server:ga:server

uname -a:  
Linux localhost.localdomain 2.6.32-358.el6.x86\_64 #1 SMP Tue Jan 29 11:47:41 EST 2013 x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Oct 6 10:33

SPEC is set to: /opt/cpu2006-1.2  
Filesystem Type Size Used Avail Use% Mounted on  
/dev/sdal ext4 550G 12G 510G 3% /  
Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Oct-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

## Platform Notes (Continued)

Additional information from dmidecode:

BIOS Cisco Systems, Inc. B200M3.2.1.3a.0.082320131800 08/23/2013

Memory:

16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1866 MHz 2 rank  
8x NO DIMM NO DIMM

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat\_transparent\_hugepage/enable

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop\_caches

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Base Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64

416.gamess: -DSPEC\_CPU\_LP64

433.milc: -DSPEC\_CPU\_LP64

434.zeusmp: -DSPEC\_CPU\_LP64

435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main

436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main

437.leslie3d: -DSPEC\_CPU\_LP64

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Oct-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

## Base Portability Flags (Continued)

```
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch -auto-p32 -ansi-alias
-opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch -auto-p32 -ansi-alias
-opt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch
```

Benchmarks using both Fortran and C:

```
-xAVX -ipo -O3 -no-prec-div -opt-prefetch -auto-p32 -ansi-alias
-opt-mem-layout-trans=3
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

482.sphinx3: icc -m32

C++ benchmarks (except as noted below):

```
icpc -m64
```

450.soplex: icpc -m32

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
icc -m64 ifort -m64
```



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019

**Test date:** Oct-2013

**Test sponsor:** Cisco Systems

**Hardware Availability:** Sep-2013

**Tested by:** Cisco Systems

**Software Availability:** Sep-2013

## Peak Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
    434.zeusmp: -DSPEC_CPU_LP64
    435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
    437.leslie3d: -DSPEC_CPU_LP64
        444.namd: -DSPEC_CPU_LP64
        447.dealII: -DSPEC_CPU_LP64
        453.povray: -DSPEC_CPU_LP64
    454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX

```

## Peak Optimization Flags

C benchmarks:

```

433.milc: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)
    -prof-use(pass 2) -auto-ilp32

```

470.lbm: basepeak = yes

```

482.sphinx3: -xAVX -ipo -O3 -no-prec-div -opt-mem-layout-trans=3
    -unroll2

```

C++ benchmarks:

```

444.namd: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)
    -prof-use(pass 2) -fno-alias -auto-ilp32

```

447.dealII: basepeak = yes

```

450.soplex: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)
    -prof-use(pass 2) -opt-malloc-options=3

```

```

453.povray: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
    -no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)
    -prof-use(pass 2) -unroll4 -ansi-alias

```

Fortran benchmarks:

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M3 (Intel Xeon E5-2650 v2 @ 2.60 GHz)

**SPECfp\_rate2006 = 556**

**SPECfp\_rate\_base2006 = 546**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Oct-2013

**Hardware Availability:** Sep-2013

**Software Availability:** Sep-2013

## Peak Optimization Flags (Continued)

410.bwaves: basepeak = yes

416.gamess: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -prof-use(pass 2) -unroll2  
-inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: -xAVX -ipo -O3 -no-prec-div -opt-prefetch

459.GemsFDTD: basepeak = yes

465.tonto: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -prof-use(pass 2) -unroll14 -auto  
-inline-calloc -opt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -xAVX(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -opt-mem-layout-trans=3(pass 2)  
-prof-use(pass 2) -opt-prefetch -auto-ilp32

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: -xAVX -ipo -O3 -no-prec-div -auto-ilp32

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>  
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 16:50:24 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 21 November 2013.