



# SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

**SPECint®\_rate2006 = 366**

PowerEdge M520 (Intel Xeon E5-2420, 1.90 GHz)

**SPECint\_rate\_base2006 = 351**

CPU2006 license: 55


Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012



**SPECint\_rate\_base2006 = 351**

**SPECint\_rate2006 = 366**

## Hardware

CPU Name: Intel Xeon E5-2420  
 CPU Characteristics: Intel Turbo Boost Technology up to 2.40 GHz  
 CPU MHz: 1900  
 FPU: Integrated  
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2 chip  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 256 KB I+D on chip per core  
 L3 Cache: 15 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 96 GB (12 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz)  
 Disk Subsystem: 1 x 900 GB 10000 RPM SAS  
 Other Hardware: None

## Software

Operating System: SUSE Linux Enterprise Server 11 SP2 (x86\_64) 3.0.13-0.27-default  
 Compiler: C/C++: Version 12.1.0.225 of Intel C++ Studio XE for Linux  
 Auto Parallel: No  
 File System: ext3  
 System State: Run level 3 (add definition here)  
 Base Pointers: 32-bit  
 Peak Pointers: 32/64-bit  
 Other Software: Microquill SmartHeap V9.01



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

**SPECint\_rate2006 = 366**

PowerEdge M520 (Intel Xeon E5-2420, 1.90 GHz)

**SPECint\_rate\_base2006 = 351**

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	910	258	<b>908</b>	<b>258</b>	906	259	24	756	310	<b>756</b>	<b>310</b>	757	310
401.bzip2	24	1190	195	<b>1191</b>	<b>195</b>	1192	194	24	1155	201	1163	199	<b>1161</b>	<b>200</b>
403.gcc	24	<b>675</b>	<b>286</b>	676	286	674	287	24	676	286	<b>676</b>	<b>286</b>	673	287
429.mcf	24	383	572	<b>382</b>	<b>573</b>	381	574	24	383	572	<b>382</b>	<b>573</b>	381	574
445.gobmk	24	969	260	<b>968</b>	<b>260</b>	967	260	24	951	265	949	265	<b>950</b>	<b>265</b>
456.hammer	24	510	439	514	436	<b>510</b>	<b>439</b>	24	427	525	<b>427</b>	<b>525</b>	426	526
458.sjeng	24	<b>1125</b>	<b>258</b>	1125	258	1119	260	24	1077	270	1065	273	<b>1069</b>	<b>272</b>
462.libquantum	24	238	2090	<b>238</b>	<b>2090</b>	238	2090	24	238	2090	<b>238</b>	<b>2090</b>	238	2090
464.h264ref	24	1213	438	<b>1211</b>	<b>439</b>	1202	442	24	1213	438	<b>1211</b>	<b>439</b>	1202	442
471.omnetpp	24	688	218	<b>687</b>	<b>218</b>	686	219	24	643	233	644	233	<b>643</b>	<b>233</b>
473.astar	24	807	209	804	210	<b>806</b>	<b>209</b>	24	807	209	804	210	<b>806</b>	<b>209</b>
483.xalancbmk	24	485	341	482	344	<b>485</b>	<b>342</b>	24	485	341	482	344	<b>485</b>	<b>342</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

CPU Power Management set to Maximum Performance

Memory Frequency set to Maximum Performance

Turbo Boost set to Enabled

C States/C1E set to Enabled

Sysinfo program /root/CPU2006-1.2/config/sysinfo.rev6800

\$Rev: 6800 \$ \$Date::: 2011-10-11 #\\$ 6f2ebdff5032aaa42e583f96b07f99d3

running on Blur-2P Mon Mar 26 19:34:10 2012

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-2420 0 @ 1.90GHz

2 "physical id"s (chips)

24 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

SPECint\_rate2006 = 366

PowerEdge M520 (Intel Xeon E5-2420, 1.90 GHz)

SPECint\_rate\_base2006 = 351

CPU2006 license: 55

Test date: Mar-2012

Test sponsor: Dell Inc.

Hardware Availability: May-2012

Tested by: Dell Inc.

Software Availability: Feb-2012

## Platform Notes (Continued)

following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 6
siblings  : 12
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB
```

```
From /proc/meminfo
MemTotal:      99059724 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 11 (x86_64)
```

```
From /etc/*release* /etc/*version*
SuSE-release:
      SUSE Linux Enterprise Server 11 (x86_64)
VERSION = 11
PATCHLEVEL = 2
```

```
uname -a:
Linux Blur-2P 3.0.13-0.27-default #1 SMP Wed Feb 15 13:33:49 UTC 2012
(d73692b) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Mar 26 19:32 last=S
```

```
SPEC is set to: /root/CPU2006-1.2
Filesystem      Type  Size  Used  Avail Use% Mounted on
/dev/sdal      ext3  821G  8.7G  771G   2%  /
```

Additional information from dmidecode:

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/root/CPU2006-1.2/libs/32:/root/CPU2006-1.2/libs/64"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB  
memory using RHEL5.5  
Transparent Huge Pages enabled with:  
echo always > /sys/kernel/mm/transparent\_hugepage/enabled  
Filesystem page cache cleared with:  
echo 1> /proc/sys/vm/drop\_caches  
runspec command invoked through numactl i.e.:  
numactl --interleave=all runspec <etc>



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420, 1.90 GHz)

CPU2006 license: 55

Test sponsor: Dell Inc.

Tested by: Dell Inc.

**SPECint\_rate2006 = 366**

**SPECint\_rate\_base2006 = 351**

Test date: Mar-2012

Hardware Availability: May-2012

Software Availability: Feb-2012

## Base Compiler Invocation

C benchmarks:

icc -m32

C++ benchmarks:

icpc -m32

## Base Portability Flags

400.perlbench: -DSPEC\_CPU\_LINUX\_IA32

462.libquantum: -DSPEC\_CPU\_LINUX

483.xalancbmk: -DSPEC\_CPU\_LINUX

## Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/smartheap -lsmartheap

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420, 1.90 GHz)

**SPECint\_rate2006 = 366**

**SPECint\_rate\_base2006 = 351**

**CPU2006 license:** 55

**Test sponsor:** Dell Inc.

**Tested by:** Dell Inc.

**Test date:** Mar-2012

**Hardware Availability:** May-2012

**Software Availability:** Feb-2012

## Peak Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64  
401.bzip2: -DSPEC\_CPU\_LP64  
456.hmmer: -DSPEC\_CPU\_LP64  
458.sjeng: -DSPEC\_CPU\_LP64  
462.libquantum: -DSPEC\_CPU\_LINUX  
483.xalancbmk: -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-auto-ilp32  
  
401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-opt-prefetch -auto-ilp32 -ansi-alias  
  
403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div  
  
429.mcf: basepeak = yes  
  
445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)  
-ansi-alias -opt-mem-layout-trans=3  
  
456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32  
  
458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll14 -auto-ilp32  
  
462.libquantum: basepeak = yes  
  
464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs  
-L/smartheap -lsmartheap  
  
473.astar: basepeak = yes  
  
483.xalancbmk: basepeak = yes



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M520 (Intel Xeon E5-2420, 1.90 GHz)

**SPECint\_rate2006 = 366**

**SPECint\_rate\_base2006 = 351**

**CPU2006 license:** 55

**Test sponsor:** Dell Inc.

**Tested by:** Dell Inc.

**Test date:** Mar-2012

**Hardware Availability:** May-2012

**Software Availability:** Feb-2012

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html>  
<http://www.spec.org/cpu2006/flags/Dell-Platform-Settings-V1.2-revA.20120410.00.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml>  
<http://www.spec.org/cpu2006/flags/Dell-Platform-Settings-V1.2-revA.20120410.00.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 06:29:55 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 5 June 2012.