



# SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M3(Intel Xeon E5-2620, 2.00 GHz)

**SPECint\_rate2006 = 396**

**SPECint\_rate\_base2006 = 378**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** May-2012

**Hardware Availability:** Jun-2012

**Software Availability:** Dec-2011



**SPECint\_rate\_base2006 = 378**

**SPECint\_rate2006 = 396**

### Hardware

CPU Name:	Intel Xeon E5-2620
CPU Characteristics:	Intel Turbo Boost Technology up to 2.50 GHz
CPU MHz:	2000
FPU:	Integrated
CPU(s) enabled:	12 cores, 2 chips, 6 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chip
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	15 MB I+D on chip per chip
Other Cache:	None
Memory:	128 GB (16 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz and CL7)
Disk Subsystem:	1 X 73 GB 10000 RPM SAS
Other Hardware:	None

### Software

Operating System:	Red Hat Enterprise Linux Server release 6.2 (Santiago) 2.6.32-220.el6.x86_64
Compiler:	C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	ext4
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V9.01



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M3(Intel Xeon E5-2620, 2.00 GHz)

**SPECint\_rate2006 = 396**

**SPECint\_rate\_base2006 = 378**

**CPU2006 license:** 9019

**Test date:** May-2012

**Test sponsor:** Cisco Systems

**Hardware Availability:** Jun-2012

**Tested by:** Cisco Systems

**Software Availability:** Dec-2011

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	<b>872</b>	<b>269</b>	873	269	872	269	24	<b>739</b>	<b>317</b>	738	318	743	315
401.bzip2	24	<b>1127</b>	<b>205</b>	1130	205	1122	206	24	1100	211	<b>1102</b>	<b>210</b>	1105	210
403.gcc	24	620	312	617	313	<b>620</b>	<b>312</b>	24	622	311	<b>623</b>	<b>310</b>	627	308
429.mcf	24	353	620	<b>353</b>	<b>620</b>	354	619	24	353	620	<b>353</b>	<b>620</b>	354	619
445.gobmk	24	<b>928</b>	<b>271</b>	927	271	929	271	24	882	285	<b>885</b>	<b>284</b>	904	279
456.hammer	24	486	460	489	458	<b>487</b>	<b>460</b>	24	403	556	402	556	<b>403</b>	<b>556</b>
458.sjeng	24	1070	271	<b>1073</b>	<b>271</b>	1075	270	24	<b>1003</b>	<b>289</b>	1003	289	1034	281
462.libquantum	24	225	2210	225	2210	<b>225</b>	<b>2210</b>	24	225	2210	225	2210	<b>225</b>	<b>2210</b>
464.h264ref	24	1157	459	<b>1154</b>	<b>460</b>	1149	462	24	1148	463	<b>1145</b>	<b>464</b>	1144	464
471.omnetpp	24	637	235	<b>638</b>	<b>235</b>	638	235	24	595	252	<b>594</b>	<b>252</b>	593	253
473.astar	24	739	228	735	229	<b>738</b>	<b>228</b>	24	739	228	735	229	<b>738</b>	<b>228</b>
483.xalancbmk	24	385	430	386	429	<b>385</b>	<b>430</b>	24	385	430	386	429	<b>385</b>	<b>430</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Configuration:

Processor Power State C6 set to Disabled

Processor Power State C1 Enhanced set to Disabled

Power Technology set to Custom

Energy Performance set to Performance

DRAM Clock Throttling set to Performance

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800

\$Rev: 6800 \$ \$Date::: 2011-10-11 #\\$ 6f2ebdff5032aaa42e583f96b07f99d3

running on localhost.localdomain Wed May 9 21:39:30 2012

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz  
2 "physical id"s (chips)

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M3(Intel Xeon E5-2620, 2.00 GHz)

**SPECint\_rate2006 = 396**

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** May-2012  
**Hardware Availability:** Jun-2012  
**Software Availability:** Dec-2011

## Platform Notes (Continued)

```
24 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 6
siblings : 12
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5
cache size : 15360 KB

From /proc/meminfo
MemTotal:      132101616 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.2 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.2 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux localhost.localdomain 2.6.32-220.el6.x86_64 #1 SMP Wed Nov 9 08:03:13
EST 2011 x86_64 x86_64 x86_64 GNU/Linux

run-level 3 May 9 21:01

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal      ext4   66G   9.9G   53G  16%  /


Additional information from dmidecode:
Memory:
 16x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 1 rank

(End of data from sysinfo program)
```

## General Notes

Environment variables set by runspec before the start of the run:  
LD\_LIBRARY\_PATH = "/opt/cpu2006-1.2/lib32:/opt/cpu2006-1.2/lib64"  
Intel HT Technology = enable  
Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2  
Transparent Huge Pages enabled with:  
echo always > /sys/kernel/mm/redhat\_transparent\_hugepage/enabled  
Filesystem page cache cleared with:  
echo 1> /proc/sys/vm/drop\_caches



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3(Intel Xeon E5-2620, 2.00 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

**SPECint\_rate2006 = 396**

**SPECint\_rate\_base2006 = 378**

Test date: May-2012

Hardware Availability: Jun-2012

Software Availability: Dec-2011

## Base Compiler Invocation

C benchmarks:

`icc -m32`

C++ benchmarks:

`icpc -m32`

## Base Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

## Base Optimization Flags

C benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3`

C++ benchmarks:

`-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/smartheap -lsmartheap`

## Base Other Flags

C benchmarks:

`403.gcc: -Dalloca=_alloca`

## Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m32`

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M3(Intel Xeon E5-2620, 2.00 GHz)

**SPECint\_rate2006 = 396**

**SPECint\_rate\_base2006 = 378**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** May-2012

**Hardware Availability:** Jun-2012

**Software Availability:** Dec-2011

## Peak Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64  
401.bzip2: -DSPEC\_CPU\_LP64  
456.hmmer: -DSPEC\_CPU\_LP64  
458.sjeng: -DSPEC\_CPU\_LP64  
462.libquantum: -DSPEC\_CPU\_LINUX  
483.xalancbmk: -DSPEC\_CPU\_LINUX

## Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-auto-ilp32  
  
401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-opt-prefetch -auto-ilp32 -ansi-alias  
  
403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div  
  
429.mcf: basepeak = yes  
  
445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)  
-ansi-alias -opt-mem-layout-trans=3  
  
456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32  
  
458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll14 -auto-ilp32  
  
462.libquantum: basepeak = yes  
  
464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)  
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)  
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs  
-L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M3(Intel Xeon E5-2620, 2.00 GHz)

**SPECint\_rate2006 = 396**

**SPECint\_rate\_base2006 = 378**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** May-2012

**Hardware Availability:** Jun-2012

**Software Availability:** Dec-2011

## Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

## Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=\_\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20111122.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 24 06:14:15 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 5 June 2012.