



SPEC® CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECfp®_rate2006 = 270

SPECfp_rate_base2006 = 263

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011



Hardware

CPU Name: Intel Xeon X5680
CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
CPU MHz: 3333
FPU: Integrated
CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core

Software

Operating System: SUSE Linux Enterprise Server 11 (x86_64) with SP1, Kernel 2.6.32.12-0.7-default
Compiler: Intel C++ and Fortran Intel 64 Compiler XE for applications running on Intel 64 Version 12.0.1.116 Build 20101116
Auto Parallel: No
File System: ext3
System State: Run level 3 (multi-user)

Continued on next page

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECfp_rate2006 = 270

SPECfp_rate_base2006 = 263

CPU2006 license: 9019

Test date: Feb-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Jan-2011

L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (12 x 4 GB 2Rx4 PC3L-10600R-9, ECC)
 Disk Subsystem: 73 GB SAS, 15K RPM
 Other Hardware: None

Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other Software: Binaries compiled on RHEL5.5 with binutils-2.17.50.0.6-14.el5

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	24	1708	191	1676	195	1677	195	12	829	197	827	197	829	197
416.gamess	24	1363	345	1380	340	1383	340	12	684	344	684	343	685	343
433.milc	24	1037	212	1037	212	1037	212	24	1015	217	1015	217	1015	217
434.zeusmp	24	723	302	721	303	723	302	24	723	302	721	303	723	302
435.gromacs	24	529	324	535	320	532	322	24	532	322	538	319	539	318
436.cactusADM	24	872	329	867	331	869	330	24	872	329	867	331	869	330
437.leslie3d	24	1593	142	1588	142	1591	142	12	769	147	769	147	769	147
444.namd	24	632	305	632	305	634	304	24	624	308	627	307	625	308
447.dealII	24	652	421	651	422	652	421	24	678	405	674	407	681	403
450.soplex	24	1367	146	1297	154	1297	154	12	635	158	584	171	583	172
453.povray	24	273	468	271	471	272	469	24	231	553	234	546	230	554
454.calculix	24	512	387	513	386	515	385	24	512	387	513	386	515	385
459.GemsFDTD	24	1984	128	1851	138	1853	137	24	1984	128	1851	138	1853	137
465.tonto	24	806	293	824	286	826	286	24	790	299	801	295	805	294
470.lbm	24	1153	286	1152	286	1153	286	12	548	301	548	301	548	301
481.wrf	24	1110	241	1119	240	1117	240	24	1110	241	1119	240	1117	240
482.sphinx3	24	2093	224	2090	224	2087	224	24	1987	235	1982	236	1980	236

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
 numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run
 Large pages were not enabled for this run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled



SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECfp_rate2006 = 270

SPECfp_rate_base2006 = 263

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -ansi-alias

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -ansi-alias

Fortran benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static

Benchmarks using both Fortran and C:

-xSSE4.2 -ipo -O3 -no-prec-div -static -ansi-alias



SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECfp_rate2006 = 270

SPECfp_rate_base2006 = 263

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

482.sphinx3: icc -m32

C++ benchmarks (except as noted below):

icpc -m64

450.soplex: icpc -m32

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

433.milc: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -static -auto-ilp32

470.lbm: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -opt-malloc-options=3
-ansi-alias -opt-prefetch -static -auto-ilp32

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECfp_rate2006 = 270

SPECfp_rate_base2006 = 263

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Optimization Flags (Continued)

482.sphinx3: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12

C++ benchmarks:

444.namd: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -fno-alias
-auto-ilp32

447.dealII: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -static -auto-ilp32

450.soplex: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -opt-malloc-options=3
-B /usr/share/libhugetlbfss/ -Wl,-hugetlbfss-link=BDT

453.povray: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -unroll14 -ansi-alias
-B /usr/share/libhugetlbfss/ -Wl,-melf_x86_64 -Wl,-hugetlbfss-link=BDT

Fortran benchmarks:

410.bwaves: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -static

416.gamess: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -unroll12
-inline-level=0 -scalar-rep- -static

434.zeusmp: basepeak = yes

437.leslie3d: -xSSE4.2 -ipo -O3 -no-prec-div
-B /usr/share/libhugetlbfss/ -Wl,-melf_x86_64 -Wl,-hugetlbfss-link=BDT

459.GemsFDTD: basepeak = yes

465.tonto: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -unroll14 -auto
-inline-calloc -opt-malloc-options=3
-B /usr/share/libhugetlbfss/ -Wl,-melf_x86_64 -Wl,-hugetlbfss-link=BDT

Benchmarks using both Fortran and C:

435.gromacs: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch
-static -auto-ilp32

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECfp_rate2006 = 270

SPECfp_rate_base2006 = 263

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Optimization Flags (Continued)

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.html>

<http://www.spec.org/cpu2006/flags/Intel-Platform-Settings.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.xml>

<http://www.spec.org/cpu2006/flags/Intel-Platform-Settings.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 15:32:29 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 24 March 2011.